TimeQuest Timing Analyzer report for cmos_lcd
Thu Nov 23 16:07:17 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'
 16. Slow 1200mV 85C Model Setup: 'cam_pclk'
 17. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'cam_pclk'
 19. Slow 1200mV 85C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 20. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'
 23. Slow 1200mV 85C Model Hold: 'sys_clk'
 24. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 25. Slow 1200mV 85C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 26. Slow 1200mV 85C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 27. Slow 1200mV 85C Model Removal: 'cam_pclk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Slow 1200mV 85C Model Metastability Report
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'sys_clk'
 50. Slow 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 51. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'
 53. Slow 1200mV 0C Model Setup: 'cam_pclk'
 54. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Hold: 'cam_pclk'
 56. Slow 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 57. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'
 60. Slow 1200mV 0C Model Hold: 'sys_clk'
 61. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 62. Slow 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 63. Slow 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 64. Slow 1200mV 0C Model Removal: 'cam_pclk'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Slow 1200mV 0C Model Metastability Report
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'sys_clk'
 86. Fast 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 87. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'
 89. Fast 1200mV 0C Model Setup: 'cam_pclk'
 90. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 91. Fast 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 92. Fast 1200mV 0C Model Hold: 'cam_pclk'
 93. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 94. Fast 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'
 95. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Hold: 'sys_clk'
 97. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 98. Fast 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 99. Fast 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
100. Fast 1200mV 0C Model Removal: 'cam_pclk'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
107. Setup Times
108. Hold Times
109. Clock to Output Times
110. Minimum Clock to Output Times
111. Output Enable Times
112. Minimum Output Enable Times
113. Output Disable Times
114. Minimum Output Disable Times
115. Fast 1200mV 0C Model Metastability Report
116. Multicorner Timing Analysis Summary
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Board Trace Model Assignments
122. Input Transition Times
123. Signal Integrity Metrics (Slow 1200mv 0c Model)
124. Signal Integrity Metrics (Slow 1200mv 85c Model)
125. Signal Integrity Metrics (Fast 1200mv 0c Model)
126. Setup Transfers
127. Hold Transfers
128. Recovery Transfers
129. Removal Transfers
130. Report TCCS
131. Report RSKM
132. Unconstrained Paths
133. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; cmos_lcd                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.40        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  20.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------------+
; cam_pclk                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { cam_pclk }                                                    ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { i2c_dri:i2c_dri_inst|dri_clk }                                ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ; Generated ; 10.000 ; 100.0 MHz  ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] }        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] }        ;
; sys_clk                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { sys_clk }                                                     ;
+-------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; 101.3 MHz  ; 101.3 MHz       ; sys_clk                                                     ;                                                ;
; 130.82 MHz ; 130.82 MHz      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;                                                ;
; 131.82 MHz ; 131.82 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;                                                ;
; 194.02 MHz ; 194.02 MHz      ; i2c_dri:i2c_dri_inst|dri_clk                                ;                                                ;
; 247.04 MHz ; 238.04 MHz      ; cam_pclk                                                    ; limit due to minimum period restriction (tmin) ;
; 261.99 MHz ; 261.99 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;                                                ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                    ;
+-------------------------------------------------------------+----------+---------------+
; Clock                                                       ; Slack    ; End Point TNS ;
+-------------------------------------------------------------+----------+---------------+
; sys_clk                                                     ; -161.154 ; -5086.879     ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -6.644   ; -1341.629     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -5.234   ; -19.417       ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -4.154   ; -222.573      ;
; cam_pclk                                                    ; -3.048   ; -99.720       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.196   ; -0.391        ;
+-------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -1.447 ; -1.774        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.235 ; -4.453        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.147 ; -0.293        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.425  ; 0.000         ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; 0.454  ; 0.000         ;
; sys_clk                                                     ; 0.507  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -2.468 ; -79.001       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.679 ; -24.558       ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.316 ; -49.841       ;
; cam_pclk                                                    ; 0.358  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -3.201 ; -669.558      ;
; cam_pclk                                                    ; -3.201 ; -129.270      ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.487 ; -132.343      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 4.690  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 9.718  ; 0.000         ;
; sys_clk                                                     ; 9.744  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                            ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                             ; To Node                                   ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -161.154 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 161.151    ;
; -161.112 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 161.109    ;
; -161.107 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 161.104    ;
; -161.008 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 161.005    ;
; -160.978 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.975    ;
; -160.966 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.963    ;
; -160.961 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.958    ;
; -160.936 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.933    ;
; -160.931 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.928    ;
; -160.862 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.859    ;
; -160.832 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.829    ;
; -160.820 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.817    ;
; -160.815 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.812    ;
; -160.793 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.790    ;
; -160.790 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.787    ;
; -160.785 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.782    ;
; -160.716 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.713    ;
; -160.694 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.691    ;
; -160.686 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.683    ;
; -160.674 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.671    ;
; -160.669 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.666    ;
; -160.647 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.644    ;
; -160.644 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.641    ;
; -160.639 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.636    ;
; -160.617 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.614    ;
; -160.570 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.567    ;
; -160.548 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.545    ;
; -160.540 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.537    ;
; -160.528 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.525    ;
; -160.523 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.520    ;
; -160.518 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.515    ;
; -160.501 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.498    ;
; -160.498 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.495    ;
; -160.493 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.490    ;
; -160.471 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.468    ;
; -160.448 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.445    ;
; -160.425 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.421    ;
; -160.402 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.399    ;
; -160.394 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.391    ;
; -160.383 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.379    ;
; -160.378 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.374    ;
; -160.372 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.369    ;
; -160.355 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.352    ;
; -160.352 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.349    ;
; -160.347 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.344    ;
; -160.325 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.322    ;
; -160.302 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.299    ;
; -160.279 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.275    ;
; -160.272 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.269    ;
; -160.256 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.253    ;
; -160.249 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.245    ;
; -160.237 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.233    ;
; -160.232 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.228    ;
; -160.226 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.223    ;
; -160.209 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.206    ;
; -160.207 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.203    ;
; -160.202 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.198    ;
; -160.179 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.176    ;
; -160.162 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.159    ;
; -160.156 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.153    ;
; -160.150 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.147    ;
; -160.133 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.129    ;
; -160.126 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.123    ;
; -160.110 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.107    ;
; -160.103 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.099    ;
; -160.091 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.087    ;
; -160.086 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.082    ;
; -160.080 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.077    ;
; -160.064 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.060    ;
; -160.061 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.057    ;
; -160.056 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 160.052    ;
; -160.033 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.030    ;
; -160.016 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.013    ;
; -160.010 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.007    ;
; -160.004 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 160.001    ;
; -159.987 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.983    ;
; -159.986 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.983    ;
; -159.980 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.977    ;
; -159.974 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.971    ;
; -159.965 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.961    ;
; -159.957 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.953    ;
; -159.949 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.946    ;
; -159.945 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.941    ;
; -159.940 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.936    ;
; -159.934 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.931    ;
; -159.918 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.914    ;
; -159.915 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.911    ;
; -159.910 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.906    ;
; -159.888 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.884    ;
; -159.870 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.867    ;
; -159.864 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.861    ;
; -159.858 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.855    ;
; -159.840 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.837    ;
; -159.839 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.836    ;
; -159.834 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.831    ;
; -159.828 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.825    ;
; -159.819 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.815    ;
; -159.803 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.800    ;
; -159.789 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.995     ; 159.785    ;
; -159.773 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.994     ; 159.770    ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -6.644 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.571      ;
; -6.644 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.571      ;
; -6.470 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 7.395      ;
; -6.470 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 7.395      ;
; -6.463 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.390      ;
; -6.463 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.390      ;
; -6.440 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.367      ;
; -6.388 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 7.313      ;
; -6.388 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 7.313      ;
; -6.342 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.269      ;
; -6.342 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.269      ;
; -6.329 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.256      ;
; -6.329 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.256      ;
; -6.303 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.230      ;
; -6.301 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.228      ;
; -6.301 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.228      ;
; -6.266 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 7.191      ;
; -6.231 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.158      ;
; -6.231 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.158      ;
; -6.184 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 7.109      ;
; -6.182 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.109      ;
; -6.182 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.109      ;
; -6.181 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.108      ;
; -6.181 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.108      ;
; -6.168 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.095      ;
; -6.168 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.095      ;
; -6.141 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.068      ;
; -6.138 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.065      ;
; -6.125 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.052      ;
; -6.104 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.031      ;
; -6.104 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.031      ;
; -6.089 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.016      ;
; -6.089 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 7.016      ;
; -6.039 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.966      ;
; -6.039 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.966      ;
; -6.029 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.956      ;
; -6.028 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.955      ;
; -6.027 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.954      ;
; -6.008 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.935      ;
; -5.989 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.916      ;
; -5.989 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.916      ;
; -5.982 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.909      ;
; -5.978 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.905      ;
; -5.977 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.904      ;
; -5.970 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.897      ;
; -5.970 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.897      ;
; -5.912 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.839      ;
; -5.911 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.838      ;
; -5.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.830      ;
; -5.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.830      ;
; -5.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.830      ;
; -5.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.830      ;
; -5.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.830      ;
; -5.908 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.830      ;
; -5.900 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.827      ;
; -5.893 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.820      ;
; -5.893 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.820      ;
; -5.887 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.814      ;
; -5.880 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.807      ;
; -5.880 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.807      ;
; -5.860 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.787      ;
; -5.855 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 6.780      ;
; -5.854 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 6.779      ;
; -5.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.773      ;
; -5.846 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.773      ;
; -5.835 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.762      ;
; -5.808 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 6.733      ;
; -5.785 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.712      ;
; -5.773 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 6.698      ;
; -5.772 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 6.697      ;
; -5.766 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.693      ;
; -5.750 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.677      ;
; -5.749 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.676      ;
; -5.738 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.665      ;
; -5.738 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.665      ;
; -5.734 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.654      ;
; -5.734 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.654      ;
; -5.734 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.654      ;
; -5.734 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.654      ;
; -5.734 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.654      ;
; -5.734 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.654      ;
; -5.727 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.654      ;
; -5.726 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.653      ;
; -5.726 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.076     ; 6.651      ;
; -5.714 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.641      ;
; -5.713 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.640      ;
; -5.706 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.628      ;
; -5.706 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.628      ;
; -5.706 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.628      ;
; -5.706 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.628      ;
; -5.706 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.628      ;
; -5.706 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.079     ; 6.628      ;
; -5.703 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.630      ;
; -5.703 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.630      ;
; -5.698 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.625      ;
; -5.689 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.616      ;
; -5.680 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.607      ;
; -5.676 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.603      ;
; -5.667 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.074     ; 6.594      ;
; -5.652 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.081     ; 6.572      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.234 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.592     ; 2.593      ;
; -5.028 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.588     ; 2.391      ;
; -5.004 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.588     ; 2.367      ;
; -4.973 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.592     ; 2.332      ;
; -4.937 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.588     ; 2.300      ;
; -4.869 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.592     ; 2.228      ;
; -4.840 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.588     ; 2.203      ;
; -4.827 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.588     ; 2.190      ;
; -4.813 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.592     ; 2.172      ;
; -4.727 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.064     ; 3.604      ;
; -4.704 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.588     ; 2.067      ;
; -4.654 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.592     ; 2.013      ;
; -4.592 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.064     ; 3.469      ;
; -4.459 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.064     ; 3.336      ;
; -4.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 3.290      ;
; -3.836 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 2.698      ;
; -3.754 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.064     ; 2.631      ;
; -3.698 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.064     ; 2.575      ;
; -3.532 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.064     ; 2.409      ;
; -3.391 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 2.253      ;
; -3.346 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 2.208      ;
; -3.343 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.079     ; 2.205      ;
; 2.414  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.492      ;
; 2.414  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.492      ;
; 2.414  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.492      ;
; 2.414  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.492      ;
; 2.453  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.453      ;
; 2.453  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.453      ;
; 2.453  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.453      ;
; 2.453  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.453      ;
; 2.453  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.453      ;
; 2.453  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.453      ;
; 2.479  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.902      ;
; 2.480  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.426      ;
; 2.480  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.426      ;
; 2.480  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.426      ;
; 2.480  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.426      ;
; 2.493  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.413      ;
; 2.493  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.413      ;
; 2.493  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.413      ;
; 2.493  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.413      ;
; 2.519  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.387      ;
; 2.519  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.387      ;
; 2.519  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.387      ;
; 2.519  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.387      ;
; 2.519  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.387      ;
; 2.519  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.387      ;
; 2.532  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.374      ;
; 2.532  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.374      ;
; 2.532  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.374      ;
; 2.532  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.374      ;
; 2.532  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.374      ;
; 2.532  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.374      ;
; 2.545  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.836      ;
; 2.558  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.823      ;
; 2.634  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.747      ;
; 2.636  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.745      ;
; 2.645  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 7.254      ;
; 2.682  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.220      ;
; 2.691  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.215      ;
; 2.691  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.215      ;
; 2.691  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.215      ;
; 2.691  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.215      ;
; 2.700  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.681      ;
; 2.702  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.679      ;
; 2.711  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 7.188      ;
; 2.713  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.668      ;
; 2.715  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.666      ;
; 2.724  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 7.175      ;
; 2.730  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.176      ;
; 2.730  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.176      ;
; 2.730  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.176      ;
; 2.730  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.176      ;
; 2.730  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.176      ;
; 2.730  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.176      ;
; 2.748  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.154      ;
; 2.756  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.625      ;
; 2.761  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.141      ;
; 2.786  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.120      ;
; 2.786  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.120      ;
; 2.786  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.120      ;
; 2.786  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.120      ;
; 2.825  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.081      ;
; 2.825  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.081      ;
; 2.825  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.081      ;
; 2.825  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.081      ;
; 2.825  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.081      ;
; 2.825  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.081      ;
; 2.851  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.380      ; 7.530      ;
; 2.871  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.035      ;
; 2.871  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.035      ;
; 2.871  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.035      ;
; 2.871  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.035      ;
; 2.892  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.379      ; 7.488      ;
; 2.901  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.379      ; 7.479      ;
; 2.903  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.379      ; 7.477      ;
; 2.910  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.996      ;
; 2.910  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.996      ;
; 2.910  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.996      ;
; 2.910  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.996      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                          ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.154 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 5.073      ;
; -3.904 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.086     ; 4.819      ;
; -3.903 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 4.821      ;
; -3.896 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.816      ;
; -3.841 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.760      ;
; -3.755 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.674      ;
; -3.755 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.674      ;
; -3.736 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.656      ;
; -3.727 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.647      ;
; -3.673 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.592      ;
; -3.613 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.535      ;
; -3.602 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.521      ;
; -3.562 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.085     ; 4.478      ;
; -3.552 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.085     ; 4.468      ;
; -3.547 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.085     ; 4.463      ;
; -3.536 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.455      ;
; -3.461 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.402      ; 4.864      ;
; -3.455 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 4.373      ;
; -3.437 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.403      ; 4.841      ;
; -3.423 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.344      ;
; -3.423 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.344      ;
; -3.423 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.344      ;
; -3.423 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.344      ;
; -3.423 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.344      ;
; -3.423 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.344      ;
; -3.419 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.338      ;
; -3.388 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.309      ;
; -3.388 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.309      ;
; -3.388 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.309      ;
; -3.388 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.309      ;
; -3.388 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.309      ;
; -3.388 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.309      ;
; -3.362 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.077     ; 4.286      ;
; -3.356 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.275      ;
; -3.341 ; i2c_dri:i2c_dri_inst|cnt[4]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.375      ; 4.717      ;
; -3.337 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.257      ;
; -3.306 ; i2c_dri:i2c_dri_inst|cnt[3]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.375      ; 4.682      ;
; -3.304 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.225      ;
; -3.304 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.225      ;
; -3.304 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.225      ;
; -3.304 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.225      ;
; -3.304 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.225      ;
; -3.304 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.225      ;
; -3.282 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.076     ; 4.207      ;
; -3.270 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.190      ;
; -3.265 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.076     ; 4.190      ;
; -3.253 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 4.179      ;
; -3.247 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 4.173      ;
; -3.243 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.374      ; 4.618      ;
; -3.213 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.403      ; 4.617      ;
; -3.211 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.132      ;
; -3.211 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.132      ;
; -3.211 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.132      ;
; -3.211 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.132      ;
; -3.211 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.132      ;
; -3.211 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.132      ;
; -3.184 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 4.110      ;
; -3.182 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.103      ;
; -3.182 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.103      ;
; -3.182 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.103      ;
; -3.182 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.103      ;
; -3.182 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.103      ;
; -3.182 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.103      ;
; -3.161 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.076     ; 4.086      ;
; -3.152 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.525      ;
; -3.126 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.374      ; 4.501      ;
; -3.117 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.373      ; 4.491      ;
; -3.108 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.403      ; 4.512      ;
; -3.107 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.085     ; 4.023      ;
; -3.105 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.478      ;
; -3.103 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.085     ; 4.019      ;
; -3.098 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.020      ;
; -3.096 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.076     ; 4.021      ;
; -3.094 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.375      ; 4.470      ;
; -3.084 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.085     ; 4.000      ;
; -3.073 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.336      ; 4.410      ;
; -3.070 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.093     ; 3.978      ;
; -3.063 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.984      ;
; -3.055 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.428      ;
; -3.051 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.374      ; 4.426      ;
; -3.048 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 3.970      ;
; -3.034 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.955      ;
; -3.034 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.955      ;
; -3.034 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.955      ;
; -3.034 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.955      ;
; -3.034 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.955      ;
; -3.034 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.955      ;
; -3.028 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 3.947      ;
; -3.028 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.401      ;
; -3.027 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.077     ; 3.951      ;
; -3.024 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 3.943      ;
; -3.017 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 3.926      ;
; -3.012 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.385      ;
; -3.011 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.373      ; 4.385      ;
; -3.006 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.379      ;
; -3.002 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.387      ; 4.390      ;
; -2.992 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 3.911      ;
; -2.982 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.076     ; 3.907      ;
; -2.978 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.899      ;
; -2.978 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.899      ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.048 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.200     ; 3.869      ;
; -2.780 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.108     ; 3.693      ;
; -2.629 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.200     ; 3.450      ;
; -2.590 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.297     ; 3.314      ;
; -2.531 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.204     ; 3.348      ;
; -2.517 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.297     ; 3.241      ;
; -2.507 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.204     ; 3.324      ;
; -2.472 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.200     ; 3.293      ;
; -2.470 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.438      ;
; -2.439 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.200     ; 3.260      ;
; -2.392 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.229     ; 3.184      ;
; -2.378 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.146     ; 3.253      ;
; -2.350 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.297     ; 3.074      ;
; -2.319 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.297     ; 3.043      ;
; -2.258 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.297     ; 2.982      ;
; -2.230 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.379     ; 2.872      ;
; -2.229 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.200     ; 3.050      ;
; -2.223 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.062     ; 3.182      ;
; -2.209 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.087      ; 3.317      ;
; -2.177 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.200     ; 2.998      ;
; -2.175 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.353     ; 2.843      ;
; -2.173 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.146     ; 3.048      ;
; -2.173 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 3.138      ;
; -2.151 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.204     ; 2.968      ;
; -2.134 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.062     ; 3.093      ;
; -2.133 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.062     ; 3.092      ;
; -2.120 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.087      ; 3.228      ;
; -2.119 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.087      ; 3.227      ;
; -2.086 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.054     ; 3.053      ;
; -2.082 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.140     ; 2.963      ;
; -2.062 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 3.027      ;
; -2.061 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 3.026      ;
; -2.058 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.140     ; 2.939      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.002      ; 3.079      ;
; -2.040 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.057     ; 3.004      ;
; -2.025 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.057     ; 2.989      ;
; -2.007 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.379     ; 2.649      ;
; -1.949 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.285     ; 2.685      ;
; -1.947 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 3.051      ;
; -1.927 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 3.031      ;
; -1.925 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.141      ; 3.087      ;
; -1.894 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.379     ; 2.536      ;
; -1.893 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.207      ; 3.121      ;
; -1.887 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 2.734      ;
; -1.885 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.229     ; 2.677      ;
; -1.884 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.433      ; 3.385      ;
; -1.884 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.433      ; 3.385      ;
; -1.883 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.440      ; 3.391      ;
; -1.882 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.174     ; 2.729      ;
; -1.869 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.538      ; 3.475      ;
; -1.869 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.538      ; 3.475      ;
; -1.868 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.545      ; 3.481      ;
; -1.860 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.433      ; 3.361      ;
; -1.860 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.433      ; 3.361      ;
; -1.859 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.440      ; 3.367      ;
; -1.858 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 2.962      ;
; -1.857 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 2.961      ;
; -1.846 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.062     ; 2.805      ;
; -1.836 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.141      ; 2.998      ;
; -1.835 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.141      ; 2.997      ;
; -1.832 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.087      ; 2.940      ;
; -1.828 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.793      ;
; -1.820 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 2.924      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.062     ; 2.778      ;
; -1.816 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 2.920      ;
; -1.815 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 2.919      ;
; -1.805 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.087      ; 2.913      ;
; -1.804 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.478      ; 3.303      ;
; -1.800 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.392      ; 3.213      ;
; -1.796 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.761      ;
; -1.796 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 2.900      ;
; -1.794 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.229     ; 2.586      ;
; -1.786 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.207      ; 3.014      ;
; -1.785 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.207      ; 3.013      ;
; -1.784 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.207      ; 3.012      ;
; -1.776 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.392      ; 3.189      ;
; -1.775 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.026     ; 2.770      ;
; -1.766 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.731      ;
; -1.764 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 2.868      ;
; -1.763 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.728      ;
; -1.762 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.727      ;
; -1.761 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                           ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.057     ; 2.725      ;
; -1.754 ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.098      ; 2.920      ;
; -1.740 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.083      ; 2.844      ;
; -1.739 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.704      ;
; -1.738 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                           ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.710      ;
; -1.738 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.703      ;
; -1.735 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.700      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.207      ; 2.958      ;
; -1.702 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.140     ; 2.583      ;
; -1.698 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.158     ; 2.561      ;
; -1.687 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.062     ; 2.646      ;
; -1.674 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.334     ; 2.361      ;
; -1.646 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.611      ;
; -1.645 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.056     ; 2.610      ;
; -1.645 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.057     ; 2.609      ;
; -1.631 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.062     ; 2.590      ;
; -1.601 ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.163      ; 2.785      ;
; -1.589 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.396      ; 3.053      ;
; -1.589 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.396      ; 3.053      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.196 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.090     ; 0.818      ;
; -0.195 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.089     ; 0.818      ;
; 0.264  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.090     ; 0.858      ;
; 0.265  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.089     ; 0.858      ;
; 16.183 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.731      ;
; 16.195 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.719      ;
; 16.384 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.530      ;
; 16.529 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.385      ;
; 16.541 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.373      ;
; 16.697 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.217      ;
; 16.705 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.209      ;
; 16.831 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.083      ;
; 16.843 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.071      ;
; 16.869 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.062      ;
; 16.869 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.062      ;
; 16.869 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.062      ;
; 16.869 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.062      ;
; 16.869 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.062      ;
; 16.869 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.062      ;
; 16.869 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 3.062      ;
; 17.032 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.882      ;
; 17.050 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.870      ;
; 17.097 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.823      ;
; 17.143 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.777      ;
; 17.165 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.755      ;
; 17.177 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.737      ;
; 17.189 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.725      ;
; 17.196 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.724      ;
; 17.214 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.706      ;
; 17.273 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.647      ;
; 17.293 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.627      ;
; 17.305 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.615      ;
; 17.306 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.614      ;
; 17.313 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.607      ;
; 17.315 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.605      ;
; 17.345 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.569      ;
; 17.353 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.561      ;
; 17.461 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.459      ;
; 17.473 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.447      ;
; 17.486 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.434      ;
; 17.487 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.433      ;
; 17.494 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.426      ;
; 17.497 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.423      ;
; 17.530 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.390      ;
; 17.547 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.373      ;
; 17.560 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.360      ;
; 17.607 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.313      ;
; 17.623 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.297      ;
; 17.642 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.278      ;
; 17.643 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.277      ;
; 17.647 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.273      ;
; 17.674 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.246      ;
; 17.675 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.245      ;
; 17.676 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.244      ;
; 17.676 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.244      ;
; 17.682 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.238      ;
; 17.686 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.234      ;
; 17.687 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.233      ;
; 17.694 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.226      ;
; 17.697 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.223      ;
; 17.698 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.222      ;
; 17.705 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.215      ;
; 17.706 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.214      ;
; 17.706 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.214      ;
; 17.769 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.151      ;
; 17.773 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.147      ;
; 17.789 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.131      ;
; 17.793 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.127      ;
; 17.794 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.126      ;
; 17.817 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.103      ;
; 17.820 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.100      ;
; 17.821 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.099      ;
; 17.822 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.098      ;
; 17.828 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.092      ;
; 17.829 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.091      ;
; 17.847 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.073      ;
; 17.852 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.068      ;
; 17.852 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.068      ;
; 17.856 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.064      ;
; 17.906 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.014      ;
; 17.916 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.004      ;
; 17.919 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.001      ;
; 17.937 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.983      ;
; 17.939 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.981      ;
; 17.940 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.980      ;
; 17.963 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.957      ;
; 17.963 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.957      ;
; 17.968 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.952      ;
; 17.980 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.940      ;
; 17.993 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.927      ;
; 17.993 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.927      ;
; 17.993 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.927      ;
; 17.998 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.922      ;
; 18.052 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.868      ;
; 18.061 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.859      ;
; 18.063 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.857      ;
; 18.064 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.856      ;
; 18.065 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.855      ;
; 18.081 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.839      ;
; 18.083 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.837      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.447 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.539      ; 1.384      ;
; -1.286 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.539      ; 1.545      ;
; -1.134 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.539      ; 1.697      ;
; -0.508 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.539      ; 2.323      ;
; -0.362 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.539      ; 2.469      ;
; -0.327 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.644      ; 2.609      ;
; -0.289 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.644      ; 2.647      ;
; -0.281 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.644      ; 2.655      ;
; -0.270 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.539      ; 2.561      ;
; -0.235 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.644      ; 2.701      ;
; -0.228 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.648      ; 2.712      ;
; 0.325  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.590      ; 1.169      ;
; 0.341  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.679      ; 1.274      ;
; 0.353  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.590      ; 1.197      ;
; 0.373  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.466      ; 1.093      ;
; 0.412  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.590      ; 1.256      ;
; 0.456  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.353      ; 1.021      ;
; 0.471  ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.110      ; 0.793      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.486  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.584      ; 1.282      ;
; 0.497  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.517  ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.683      ; 1.454      ;
; 0.524  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.466      ; 1.244      ;
; 0.532  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.717      ; 1.503      ;
; 0.565  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 0.833      ;
; 0.565  ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.683      ; 1.502      ;
; 0.569  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.057      ; 0.838      ;
; 0.587  ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.136      ; 0.935      ;
; 0.594  ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.645      ; 1.493      ;
; 0.595  ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.625      ; 1.474      ;
; 0.596  ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.625      ; 1.475      ;
; 0.612  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.494      ;
; 0.636  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.717      ; 1.607      ;
; 0.646  ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.136      ; 0.994      ;
; 0.654  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 0.919      ;
; 0.654  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.536      ;
; 0.676  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.504      ; 1.434      ;
; 0.677  ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.105      ; 0.994      ;
; 0.679  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.636      ; 1.527      ;
; 0.712  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 0.977      ;
; 0.714  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.353      ; 1.279      ;
; 0.764  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.504      ; 1.522      ;
; 0.767  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.466      ; 1.487      ;
; 0.776  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 1.044      ;
; 0.779  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 1.047      ;
; 0.791  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.057      ; 1.060      ;
; 0.799  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 1.067      ;
; 0.803  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 1.071      ;
; 0.811  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.057      ; 1.080      ;
; 0.829  ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.625      ; 1.708      ;
; 0.849  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.353      ; 1.414      ;
; 0.849  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.353      ; 1.414      ;
; 0.849  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.731      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.732      ;
; 0.868  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.087     ; 0.993      ;
; 0.893  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.174      ; 1.279      ;
; 0.916  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.087     ; 1.041      ;
; 0.917  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.605      ; 1.776      ;
; 0.930  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.057      ; 1.199      ;
; 0.931  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.062      ; 1.205      ;
; 0.934  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.679      ; 1.867      ;
; 0.942  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.057      ; 1.211      ;
; 0.955  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.062      ; 1.229      ;
; 0.959  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.062      ; 1.233      ;
; 0.968  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.850      ;
; 0.977  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.008     ; 1.181      ;
; 1.011  ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.455      ; 1.720      ;
; 1.019  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.062      ; 1.293      ;
; 1.024  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.504      ; 1.782      ;
; 1.041  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.413      ; 1.666      ;
; 1.055  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.466      ; 1.775      ;
; 1.063  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.374      ; 1.649      ;
; 1.075  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 1.343      ;
; 1.075  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.021     ; 1.266      ;
; 1.085  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.036     ; 1.261      ;
; 1.123  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.062      ; 1.397      ;
; 1.150  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.590      ; 1.994      ;
; 1.158  ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.645      ; 2.057      ;
; 1.165  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.057      ; 1.434      ;
; 1.167  ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.157      ; 1.536      ;
; 1.171  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.643      ; 2.068      ;
; 1.181  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.062      ; 1.455      ;
; 1.196  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.062      ; 1.470      ;
; 1.237  ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.455      ; 1.946      ;
; 1.242  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 1.510      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.235 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.067      ; 3.114      ;
; -1.218 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.067      ; 3.131      ;
; -1.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.067      ; 3.154      ;
; -1.165 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.067      ; 3.184      ;
; -1.141 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.193      ;
; -1.134 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.067      ; 3.215      ;
; -1.128 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.206      ;
; -1.069 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.065      ; 3.278      ;
; -1.047 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.287      ;
; -1.043 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.065      ; 3.304      ;
; -1.030 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.304      ;
; -1.008 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.326      ;
; -1.002 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.065      ; 3.345      ;
; -0.995 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.339      ;
; -0.965 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.065      ; 3.382      ;
; -0.921 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.065      ; 3.426      ;
; -0.914 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.420      ;
; -0.903 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.065      ; 3.444      ;
; -0.897 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.437      ;
; -0.854 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.480      ;
; -0.815 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.519      ;
; -0.808 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.526      ;
; -0.721 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.613      ;
; -0.682 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.652      ;
; -0.675 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.052      ; 3.659      ;
; 0.446  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.479      ; 1.179      ;
; 0.453  ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.461  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.479      ; 1.194      ;
; 0.461  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.480      ; 1.195      ;
; 0.465  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.479      ; 1.198      ;
; 0.465  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.480      ; 1.199      ;
; 0.477  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.479      ; 1.210      ;
; 0.477  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.480      ; 1.211      ;
; 0.477  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.480      ; 1.211      ;
; 0.483  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.479      ; 1.216      ;
; 0.483  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.480      ; 1.217      ;
; 0.484  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.479      ; 1.217      ;
; 0.484  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.480      ; 1.218      ;
; 0.501  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.479      ; 1.234      ;
; 0.501  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.480      ; 1.235      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.793      ;
; 0.501  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[1]                                                                                                                                                        ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.793      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.793      ;
; 0.502  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[0]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.503  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_2                                                                                                                                                           ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.796      ;
; 0.503  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                            ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[0]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.504  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[10]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[2]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.796      ;
; 0.504  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.796      ;
; 0.504  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[0]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[1]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.796      ;
; 0.508  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                    ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.800      ;
; 0.528  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m2[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.820      ;
; 0.534  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.826      ;
; 0.644  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.936      ;
; 0.644  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.936      ;
; 0.649  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_2                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.942      ;
; 0.649  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_22[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.942      ;
; 0.649  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.941      ;
; 0.650  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.943      ;
; 0.651  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.944      ;
; 0.652  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.944      ;
; 0.653  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_1                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.946      ;
; 0.654  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.947      ;
; 0.667  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.960      ;
; 0.687  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[13]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.980      ;
; 0.689  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_21[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_2                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.981      ;
; 0.690  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_2                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.982      ;
; 0.691  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_31[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.984      ;
; 0.694  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.987      ;
; 0.697  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.079      ; 0.988      ;
; 0.699  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.991      ;
; 0.700  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.992      ;
; 0.700  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[13]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[5]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.992      ;
; 0.700  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.992      ;
; 0.700  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[0]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.992      ;
; 0.701  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[11]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[3]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.993      ;
; 0.701  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[15]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[7]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.993      ;
; 0.701  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.993      ;
; 0.701  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[0]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.993      ;
; 0.702  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.994      ;
; 0.702  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[1]                                                                                                                                                      ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[2]                                                                                                                                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.995      ;
; 0.702  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[0]                                                                                                                                                      ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[1]                                                                                                                                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.995      ;
; 0.710  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_1                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 1.003      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.147 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.764      ;
; -0.146 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.337      ; 0.764      ;
; 0.335  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.338      ; 0.746      ;
; 0.336  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.337      ; 0.746      ;
; 0.465  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.485  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.778      ;
; 0.744  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.766  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.943  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.236      ;
; 0.950  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.243      ;
; 0.951  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.244      ;
; 1.069  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.362      ;
; 1.099  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.392      ;
; 1.101  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.101  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.109  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.112  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.405      ;
; 1.118  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.121  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.414      ;
; 1.127  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.420      ;
; 1.230  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.523      ;
; 1.232  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.239  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.532      ;
; 1.241  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.534      ;
; 1.248  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.542      ;
; 1.250  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.543      ;
; 1.257  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.551      ;
; 1.293  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.586      ;
; 1.300  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.593      ;
; 1.301  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.594      ;
; 1.370  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.663      ;
; 1.370  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.663      ;
; 1.372  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.665      ;
; 1.379  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.672      ;
; 1.379  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.672      ;
; 1.388  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.681      ;
; 1.389  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.682      ;
; 1.392  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.685      ;
; 1.397  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.690      ;
; 1.401  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.694      ;
; 1.419  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.712      ;
; 1.429  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.722      ;
; 1.434  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.727      ;
; 1.482  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.775      ;
; 1.482  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.775      ;
; 1.510  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.803      ;
; 1.510  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.803      ;
; 1.519  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.812      ;
; 1.528  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.821      ;
; 1.532  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.825      ;
; 1.541  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.834      ;
; 1.627  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.920      ;
; 1.634  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.927      ;
; 1.635  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.928      ;
; 1.641  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.934      ;
; 1.648  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.941      ;
; 1.649  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.942      ;
; 1.650  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.943      ;
; 1.672  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.965      ;
; 1.681  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.974      ;
; 1.730  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.023      ;
; 1.737  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.030      ;
; 1.753  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.046      ;
; 1.767  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.060      ;
; 1.767  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.060      ;
; 1.774  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.067      ;
; 1.775  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.068      ;
; 1.794  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.087      ;
; 1.801  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.094      ;
; 1.802  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.095      ;
; 1.893  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.186      ;
; 1.920  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.213      ;
; 1.936  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.229      ;
; 1.985  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.278      ;
; 1.992  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.285      ;
; 1.993  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.286      ;
; 2.111  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.404      ;
; 2.118  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.405      ;
; 2.131  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.418      ;
; 2.189  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.482      ;
; 2.196  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.489      ;
; 2.196  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.489      ;
; 2.212  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.499      ;
; 2.229  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.516      ;
; 2.330  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.623      ;
; 2.405  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.692      ;
; 2.444  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.731      ;
; 2.451  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.738      ;
; 2.639  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.943      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.425 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.158      ;
; 0.427 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.160      ;
; 0.433 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.166      ;
; 0.433 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.436 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.163      ;
; 0.440 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.173      ;
; 0.448 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.181      ;
; 0.451 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.184      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.776      ;
; 0.484 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.217      ;
; 0.485 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.212      ;
; 0.516 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.523 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.816      ;
; 0.534 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.536 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.191      ;
; 0.543 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.198      ;
; 0.551 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.559 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.852      ;
; 0.581 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.597 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.252      ;
; 0.598 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.891      ;
; 0.617 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.272      ;
; 0.625 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.626 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.639 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.640 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.640 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.641 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.646 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.650 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.942      ;
; 0.662 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.389      ;
; 0.663 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.956      ;
; 0.665 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.957      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.958      ;
; 0.687 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.980      ;
; 0.687 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.418      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.700 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.733 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.464      ;
; 0.742 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.747 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.486      ;
; 0.749 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.750 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.750 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                            ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                       ; Launch Clock                                         ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.454 ; ov5640_cfg:ov5640_cfg_inst|init_done                  ; ov5640_cfg:ov5640_cfg_inst|init_done          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; i2c_dri:i2c_dri_inst|sda_dir                          ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i2c_dri:i2c_dri_inst|i2c_done                         ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.518 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.809      ;
; 0.527 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.818      ;
; 0.539 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.831      ;
; 0.626 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; i2c_dri:i2c_dri_inst|wr_flag                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.918      ;
; 0.647 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.529      ; 2.958      ;
; 0.692 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.983      ;
; 0.700 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.529      ; 3.012      ;
; 0.703 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 0.994      ;
; 0.704 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.527      ; 3.013      ;
; 0.733 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.024      ;
; 0.746 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.037      ;
; 0.748 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.040      ;
; 0.764 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.055      ;
; 0.766 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.059      ;
; 0.780 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.071      ;
; 0.780 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.071      ;
; 0.784 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.075      ;
; 0.788 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.080      ;
; 0.788 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.098      ; 1.098      ;
; 0.789 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.080      ;
; 0.792 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.083      ;
; 0.794 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.086      ;
; 0.805 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.096      ;
; 0.809 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.101      ;
; 0.813 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.104      ;
; 0.815 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.106      ;
; 0.816 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.107      ;
; 0.823 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.114      ;
; 0.825 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.117      ;
; 0.834 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.125      ;
; 0.837 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.129      ;
; 0.863 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.531      ; 3.176      ;
; 0.883 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.527      ; 3.192      ;
; 0.927 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]                ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.075      ; 1.214      ;
; 0.931 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.536      ; 3.249      ;
; 0.966 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.582      ; 1.760      ;
; 0.997 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.289      ;
; 1.020 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.513      ; 1.745      ;
; 1.022 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.513      ; 1.747      ;
; 1.054 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.529      ; 3.365      ;
; 1.054 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.346      ;
; 1.054 ; i2c_dri:i2c_dri_inst|wr_flag                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.077      ; 1.343      ;
; 1.059 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.084      ; 1.355      ;
; 1.071 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.535      ; 3.388      ;
; 1.072 ; i2c_dri:i2c_dri_inst|wr_flag                          ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.077      ; 1.361      ;
; 1.101 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.392      ;
; 1.109 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.401      ;
; 1.118 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.411      ;
; 1.127 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.129 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.420      ;
; 1.130 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.893      ;
; 1.131 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|sda_out                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.894      ;
; 1.131 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]                ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.078      ; 1.421      ;
; 1.136 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.142 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.434      ;
; 1.149 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.441      ;
; 1.152 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.444      ;
; 1.153 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16              ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.444      ;
; 1.153 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.444      ;
; 1.154 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.917      ;
; 1.159 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]               ; i2c_dri:i2c_dri_inst|addr_t[7]                ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.078      ; 1.449      ;
; 1.160 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.451      ;
; 1.161 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.453      ;
; 1.162 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.453      ;
; 1.168 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.459      ;
; 1.169 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.460      ;
; 1.177 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.468      ;
; 1.180 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.472      ;
; 1.184 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.475      ;
; 1.185 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.476      ;
; 1.185 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.476      ;
; 1.185 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.476      ;
; 1.185 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.476      ;
; 1.185 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.476      ;
; 1.185 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.476      ;
; 1.186 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.477      ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                   ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.507 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|x_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|y_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.801      ;
; 0.518 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[9]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[17]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.811      ;
; 0.628 ; servo_dri:servo_dri_inst|coor_valid_flag_r ; servo_dri:servo_dri_inst|coor_valid_flag_pos ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.921      ;
; 0.741 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.054      ;
; 0.742 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.055      ;
; 0.743 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.056      ;
; 0.744 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.058      ;
; 0.752 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.065      ;
; 0.755 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.068      ;
; 0.756 ; servo_dri:servo_dri_inst|x_duty_cycle[17]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.069      ;
; 0.761 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[11]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; servo_dri:servo_dri_inst|period_cnt[15]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.060      ;
; 0.770 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[1]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; servo_dri:servo_dri_inst|y_duty_cycle[15]  ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.065      ;
; 0.776 ; servo_dri:servo_dri_inst|y_duty_cycle[17]  ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.069      ;
; 0.777 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.070      ;
; 0.777 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.070      ;
; 0.778 ; servo_dri:servo_dri_inst|y_duty_cycle[14]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.071      ;
; 0.780 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.074      ;
; 0.791 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.084      ;
; 0.793 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.086      ;
; 0.867 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|y_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.160      ;
; 0.868 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|x_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.161      ;
; 0.877 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[6]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.170      ;
; 0.924 ; servo_dri:servo_dri_inst|x_duty_cycle[12]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.237      ;
; 0.927 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.240      ;
; 0.955 ; servo_dri:servo_dri_inst|x_duty_cycle[13]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.268      ;
; 0.966 ; servo_dri:servo_dri_inst|x_duty_cycle[14]  ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.279      ;
; 0.985 ; servo_dri:servo_dri_inst|y_duty_cycle[16]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.278      ;
; 0.998 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.291      ;
; 1.012 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[0]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.305      ;
; 1.096 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.409      ;
; 1.105 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.418      ;
; 1.105 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.418      ;
; 1.106 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.419      ;
; 1.106 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.419      ;
; 1.113 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.427      ;
; 1.114 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.427      ;
; 1.114 ; servo_dri:servo_dri_inst|period_cnt[9]     ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.085      ; 1.411      ;
; 1.115 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.428      ;
; 1.115 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.428      ;
; 1.115 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.428      ;
; 1.115 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.429      ;
; 1.116 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.410      ;
; 1.121 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.417      ;
; 1.122 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.415      ;
; 1.124 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.437      ;
; 1.124 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; servo_dri:servo_dri_inst|y_duty_cycle[15]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.419      ;
; 1.130 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.426      ;
; 1.131 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.427      ;
; 1.131 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.424      ;
; 1.132 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; servo_dri:servo_dri_inst|period_cnt[6]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.428      ;
; 1.140 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; servo_dri:servo_dri_inst|y_duty_cycle[14]  ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.435      ;
; 1.144 ; servo_dri:servo_dri_inst|period_cnt[6]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.437      ;
; 1.149 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; servo_dri:servo_dri_inst|y_duty_cycle[14]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.444      ;
; 1.159 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.085      ; 1.456      ;
; 1.164 ; servo_dri:servo_dri_inst|period_cnt[16]    ; servo_dri:servo_dri_inst|period_cnt[16]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.457      ;
; 1.175 ; servo_dri:servo_dri_inst|period_cnt[6]     ; servo_dri:servo_dri_inst|period_cnt[6]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.468      ;
; 1.187 ; servo_dri:servo_dri_inst|x_duty_cycle[0]   ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.500      ;
; 1.227 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.540      ;
; 1.227 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.540      ;
; 1.236 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.549      ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.468 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.057     ; 2.902      ;
; -2.468 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.057     ; 2.902      ;
; -2.468 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.057     ; 2.902      ;
; -2.456 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag       ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.045     ; 2.902      ;
; -2.456 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.045     ; 2.902      ;
; -2.456 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.045     ; 2.902      ;
; -2.433 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.022     ; 2.902      ;
; -2.433 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.022     ; 2.902      ;
; -2.433 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.022     ; 2.902      ;
; -2.433 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.022     ; 2.902      ;
; -2.433 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.022     ; 2.902      ;
; -2.413 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.002     ; 2.902      ;
; -2.413 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.002     ; 2.902      ;
; -2.413 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.002     ; 2.902      ;
; -2.413 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.002     ; 2.902      ;
; -2.413 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.002     ; 2.902      ;
; -2.413 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.002     ; 2.902      ;
; -2.413 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.002     ; 2.902      ;
; -2.406 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.167      ; 3.064      ;
; -2.367 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.206      ; 3.064      ;
; -2.367 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.206      ; 3.064      ;
; -2.366 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.219      ; 3.076      ;
; -2.340 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.011      ; 2.842      ;
; -2.340 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.011      ; 2.842      ;
; -2.340 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.011      ; 2.842      ;
; -2.340 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.011      ; 2.842      ;
; -2.340 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.011      ; 2.842      ;
; -2.340 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.011      ; 2.842      ;
; -2.340 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.011      ; 2.842      ;
; -2.340 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.011      ; 2.842      ;
; -2.320 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.271      ; 3.082      ;
; -2.320 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.271      ; 3.082      ;
; -2.307 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.304      ; 3.102      ;
; -0.986 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.051      ; 3.948      ;
; -0.986 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.051      ; 3.948      ;
; -0.986 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.051      ; 3.948      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.063      ; 3.948      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.063      ; 3.948      ;
; -0.974 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.063      ; 3.948      ;
; -0.951 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.948      ;
; -0.951 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.948      ;
; -0.951 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.948      ;
; -0.951 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.948      ;
; -0.951 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.948      ;
; -0.931 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.948      ;
; -0.931 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.948      ;
; -0.931 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.948      ;
; -0.931 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.948      ;
; -0.931 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.948      ;
; -0.931 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.948      ;
; -0.931 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.948      ;
; -0.924 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.275      ; 4.110      ;
; -0.885 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.314      ; 4.110      ;
; -0.885 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.314      ; 4.110      ;
; -0.884 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 4.122      ;
; -0.879 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.051      ; 3.841      ;
; -0.879 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.051      ; 3.841      ;
; -0.879 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.051      ; 3.841      ;
; -0.867 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.063      ; 3.841      ;
; -0.867 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.063      ; 3.841      ;
; -0.867 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.063      ; 3.841      ;
; -0.858 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.888      ;
; -0.858 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.888      ;
; -0.858 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.888      ;
; -0.858 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.888      ;
; -0.858 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.888      ;
; -0.858 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.888      ;
; -0.858 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.888      ;
; -0.858 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.888      ;
; -0.844 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.841      ;
; -0.844 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.841      ;
; -0.844 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.841      ;
; -0.844 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.841      ;
; -0.844 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.086      ; 3.841      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.379      ; 4.128      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.379      ; 4.128      ;
; -0.825 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.412      ; 4.148      ;
; -0.824 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.841      ;
; -0.824 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.841      ;
; -0.824 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.841      ;
; -0.824 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.841      ;
; -0.824 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.841      ;
; -0.824 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.841      ;
; -0.824 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.106      ; 3.841      ;
; -0.817 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.275      ; 4.003      ;
; -0.778 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.314      ; 4.003      ;
; -0.778 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.314      ; 4.003      ;
; -0.777 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.327      ; 4.015      ;
; -0.751 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.781      ;
; -0.751 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.781      ;
; -0.751 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.781      ;
; -0.751 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.781      ;
; -0.751 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.781      ;
; -0.751 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.781      ;
; -0.751 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.781      ;
; -0.751 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.119      ; 3.781      ;
; -0.731 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.379      ; 4.021      ;
; -0.731 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.379      ; 4.021      ;
; -0.718 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.412      ; 4.041      ;
; -0.695 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.051      ; 3.657      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.679 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.349      ; 2.529      ;
; -0.679 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.349      ; 2.529      ;
; -0.679 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.349      ; 2.529      ;
; -0.665 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.346      ; 2.512      ;
; -0.665 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.346      ; 2.512      ;
; -0.665 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.346      ; 2.512      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.651 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.502      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.632 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.483      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; -0.583 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.350      ; 2.434      ;
; 0.803  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.457      ; 3.575      ;
; 0.803  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.457      ; 3.575      ;
; 0.803  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.457      ; 3.575      ;
; 0.817  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.454      ; 3.558      ;
; 0.817  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.454      ; 3.558      ;
; 0.817  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.454      ; 3.558      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.548      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.850  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.529      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.899  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.480      ;
; 0.910  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.457      ; 3.468      ;
; 0.910  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.457      ; 3.468      ;
; 0.910  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.457      ; 3.468      ;
; 0.924  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.454      ; 3.451      ;
; 0.924  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.454      ; 3.451      ;
; 0.924  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.454      ; 3.451      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.938  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.441      ;
; 0.957  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.422      ;
; 0.957  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.422      ;
; 0.957  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.422      ;
; 0.957  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.422      ;
; 0.957  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.458      ; 3.422      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.316 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.032      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.275 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.073      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.083      ;
; -1.243 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.105      ;
; -1.243 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.105      ;
; -1.243 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.105      ;
; -1.232 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.062      ; 3.112      ;
; -1.232 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.062      ; 3.112      ;
; -1.232 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.062      ; 3.112      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.175      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.132 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.216      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.122 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.226      ;
; -1.100 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.248      ;
; -1.100 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.248      ;
; -1.100 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.248      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.062      ; 3.255      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.062      ; 3.255      ;
; -1.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.062      ; 3.255      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.078 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.270      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
; -1.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.066      ; 3.311      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.358 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.954      ; 3.604      ;
; 0.365 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.920      ; 3.577      ;
; 0.365 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.920      ; 3.577      ;
; 0.394 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.866      ; 3.552      ;
; 0.394 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.853      ; 3.539      ;
; 0.394 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.853      ; 3.539      ;
; 0.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.376      ;
; 0.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.376      ;
; 0.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.376      ;
; 0.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.376      ;
; 0.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.376      ;
; 0.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.376      ;
; 0.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.376      ;
; 0.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.376      ;
; 0.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.812      ; 3.539      ;
; 0.501 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.954      ; 3.747      ;
; 0.508 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.920      ; 3.720      ;
; 0.508 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.920      ; 3.720      ;
; 0.510 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.437      ;
; 0.510 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.437      ;
; 0.510 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.437      ;
; 0.510 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.437      ;
; 0.510 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.437      ;
; 0.510 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.437      ;
; 0.510 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.437      ;
; 0.531 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.437      ;
; 0.531 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.437      ;
; 0.531 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.437      ;
; 0.531 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.437      ;
; 0.531 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.437      ;
; 0.537 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.866      ; 3.695      ;
; 0.537 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.853      ; 3.682      ;
; 0.537 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.853      ; 3.682      ;
; 0.554 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.437      ;
; 0.554 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.437      ;
; 0.554 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.437      ;
; 0.567 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.578      ; 3.437      ;
; 0.567 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.578      ; 3.437      ;
; 0.567 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.578      ; 3.437      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.519      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.519      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.519      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.519      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.519      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.519      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.519      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.519      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.812      ; 3.682      ;
; 0.596 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.954      ; 3.842      ;
; 0.603 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.920      ; 3.815      ;
; 0.603 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.920      ; 3.815      ;
; 0.632 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.866      ; 3.790      ;
; 0.632 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.853      ; 3.777      ;
; 0.632 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.853      ; 3.777      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.580      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.580      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.580      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.580      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.580      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.580      ;
; 0.653 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.580      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.614      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.614      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.614      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.614      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.614      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.614      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.614      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.649      ; 3.614      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.812      ; 3.777      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.580      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.580      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.580      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.580      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.580      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.580      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.580      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.580      ;
; 0.710 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.578      ; 3.580      ;
; 0.710 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.578      ; 3.580      ;
; 0.710 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.578      ; 3.580      ;
; 0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.675      ;
; 0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.675      ;
; 0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.675      ;
; 0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.675      ;
; 0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.675      ;
; 0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.675      ;
; 0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.635      ; 3.675      ;
; 0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.675      ;
; 0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.675      ;
; 0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.675      ;
; 0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.675      ;
; 0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.614      ; 3.675      ;
; 0.792 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.675      ;
; 0.792 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.675      ;
; 0.792 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.591      ; 3.675      ;
; 0.805 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.578      ; 3.675      ;
; 0.805 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.578      ; 3.675      ;
; 0.805 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.578      ; 3.675      ;
; 2.506 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; -0.500       ; 0.539      ; 2.787      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|monoc                                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[0]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[10]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[11]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[12]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[13]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[14]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[15]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[16]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[17]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[18]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[19]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[1]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[20]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[21]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[22]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[23]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[24]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[25]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[26]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[27]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[28]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[29]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[2]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[30]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[31]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[3]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[4]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[5]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[6]                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.199  ; 0.419        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; 0.214  ; 0.434        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; 0.218  ; 0.438        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 0.218  ; 0.438        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 0.218  ; 0.438        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 0.218  ; 0.438        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 0.218  ; 0.438        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 0.218  ; 0.438        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 0.218  ; 0.438        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 0.218  ; 0.438        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|scl                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_dir                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                      ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                      ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                      ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                            ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.720  ; 9.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.720  ; 9.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.722  ; 9.942        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.868  ; 10.056       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.870  ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 9.991  ; 9.991        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 10.008 ; 10.008       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 10.010 ; 10.010       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                           ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[0]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[17]      ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[1]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[2]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[3]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[4]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[5]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[6]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[7]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[8]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[9]       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[0]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[1]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[2]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_pos ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_r   ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[14]      ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[19]      ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ;
; 9.746 ; 9.934        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]      ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]      ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]      ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]      ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]      ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]      ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]      ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]      ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm               ;
; 9.748 ; 9.936        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_pwm               ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ;
; 9.753 ; 9.941        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ;
; 9.826 ; 10.046       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ;
; 9.826 ; 10.046       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ;
; 9.826 ; 10.046       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ;
; 9.826 ; 10.046       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ;
; 9.826 ; 10.046       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ;
; 9.826 ; 10.046       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ;
; 9.826 ; 10.046       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ;
; 9.826 ; 10.046       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ;
; 9.838 ; 10.058       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]      ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]      ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]      ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]      ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]      ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]      ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]      ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]      ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm               ;
; 9.843 ; 10.063       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_pwm               ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[14]      ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[19]      ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ;
; 9.844 ; 10.064       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 4.126 ; 4.410 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 3.169 ; 3.421 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 2.767 ; 3.126 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 3.868 ; 4.037 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 3.012 ; 3.313 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 4.126 ; 4.410 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 2.821 ; 3.199 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 2.936 ; 3.129 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 2.516 ; 2.822 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 4.505 ; 4.657 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 2.247 ; 2.516 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.289 ; 1.366 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.979 ; 1.002 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.289 ; 1.366 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.084 ; 1.156 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.252 ; 1.331 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 5.272 ; 5.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.812 ; 5.105 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.062 ; 5.289 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.774 ; 4.995 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.587 ; 4.846 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.480 ; 4.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.751 ; 4.981 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.609 ; 4.851 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 5.272 ; 5.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.129 ; 5.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.699 ; 4.953 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.989 ; 5.231 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.507 ; 4.801 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.748 ; 4.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.786 ; 5.014 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.691 ; 4.952 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.971 ; 5.213 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 5.338 ; 5.658 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 7.113 ; 7.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 7.113 ; 7.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 6.392 ; 6.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 6.581 ; 6.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -1.755 ; -2.025 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -2.649 ; -2.891 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -2.270 ; -2.606 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -2.054 ; -2.351 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -2.391 ; -2.709 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -2.077 ; -2.409 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -2.322 ; -2.677 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -1.971 ; -2.257 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -1.755 ; -2.025 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -2.055 ; -2.319 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -1.768 ; -2.017 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.195  ; 1.961  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.195  ; 1.961  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.885  ; 1.654  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.087  ; 1.859  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.609  ; 0.469  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -3.675 ; -3.909 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -3.989 ; -4.273 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -4.254 ; -4.459 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -3.976 ; -4.176 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -3.778 ; -4.025 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -3.675 ; -3.909 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -3.954 ; -4.163 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -3.777 ; -4.002 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -4.472 ; -4.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -4.318 ; -4.525 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -3.905 ; -4.136 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -4.201 ; -4.432 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -3.737 ; -4.019 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -3.952 ; -4.160 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -3.988 ; -4.194 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -3.897 ; -4.136 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -4.183 ; -4.415 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -4.506 ; -4.808 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -5.275 ; -5.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -5.965 ; -6.266 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -5.275 ; -5.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -5.447 ; -5.770 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.598  ; 7.737  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.438  ; 8.607  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.404 ; 10.213 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 13.334 ; 13.513 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.414  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.801  ; 9.596  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.263  ; 9.153  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.489  ; 9.305  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.587  ; 9.384  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.801  ; 9.596  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.552  ; 9.407  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.774  ; 8.634  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.156  ; 8.986  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.102  ; 8.935  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.345  ; 9.242  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.259  ; 9.132  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.424  ; 9.225  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.459  ; 8.357  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.425  ; 8.326  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.491  ; 8.392  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.814  ; 8.682  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.998  ; 8.930  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 12.014 ; 12.268 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 6.324  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 7.935  ; 7.831  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 5.664  ; 5.753  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 5.259  ; 5.436  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.839  ; 4.920  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 5.044  ; 5.172  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 4.769  ; 4.853  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.717  ; 5.917  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 4.454  ; 4.503  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 5.005  ; 5.067  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 4.985  ; 5.057  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.994  ; 5.083  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 7.935  ; 7.831  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 4.956  ; 5.014  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 4.698  ; 4.729  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 4.955  ; 5.084  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 4.955  ; 5.084  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 4.469  ; 4.514  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.834  ; 4.925  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 4.286  ; 4.275  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 4.293  ; 4.384  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 7.476  ; 7.595  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.506  ; 4.435  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.729  ; 4.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.094  ; 4.066  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.762  ; 4.630  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.746  ; 4.656  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.476  ; 7.595  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.514  ; 4.451  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.337  ; 4.268  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.249  ; 5.179  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.708  ; 4.615  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.971  ; 4.879  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.869  ; 4.790  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.972  ; 4.882  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.942  ; 4.850  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.651  ; 4.604  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.872  ; 4.797  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.636  ; 4.729  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.617  ; 4.701  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 1.145  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 1.043  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 8.145  ; 7.957  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 8.903  ; 8.824  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 7.617  ; 7.604  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.300  ; 7.435  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.106  ; 8.271  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.997  ; 9.812  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.154 ; 10.335 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.178  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.097  ; 8.000  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.901  ; 8.794  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.118  ; 8.939  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.212  ; 9.015  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.417  ; 9.218  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.178  ; 9.037  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.432  ; 8.295  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.798  ; 8.633  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.747  ; 8.585  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.979  ; 8.879  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.897  ; 8.773  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.056  ; 8.862  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.128  ; 8.028  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.097  ; 8.000  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.160  ; 8.063  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.470  ; 8.341  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.647  ; 8.580  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.380 ; 10.614 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 6.090  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 3.888  ; 3.935  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 5.054  ; 5.142  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 4.664  ; 4.835  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.261  ; 4.340  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 4.457  ; 4.582  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 4.195  ; 4.277  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.106  ; 5.299  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 3.888  ; 3.935  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 4.423  ; 4.483  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 4.405  ; 4.474  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.413  ; 4.499  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 7.347  ; 7.239  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 4.377  ; 4.432  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 4.128  ; 4.159  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 3.900  ; 3.945  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 4.367  ; 4.492  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 3.900  ; 3.945  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.258  ; 4.347  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 3.733  ; 3.722  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 3.738  ; 3.827  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 3.541  ; 3.513  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 3.943  ; 3.873  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.151  ; 4.050  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.541  ; 3.513  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.181  ; 4.054  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.167  ; 4.079  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.898  ; 7.020  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 3.950  ; 3.888  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.775  ; 3.708  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.657  ; 4.589  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.130  ; 4.040  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.390  ; 4.302  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.292  ; 4.216  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.391  ; 4.304  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.363  ; 4.273  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.083  ; 4.038  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.296  ; 4.223  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.060  ; 4.151  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.042  ; 4.124  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 0.646  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 0.547  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 5.738  ; 5.626  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 8.586  ; 8.509  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 7.345  ; 7.332  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.142  ; 7.029  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.165  ; 9.052  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.909  ; 9.796  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.167 ; 10.054 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.167 ; 10.054 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.246 ; 10.133 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.246 ; 10.133 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.165  ; 9.052  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.202  ; 9.089  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.202  ; 9.089  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.909  ; 9.796  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.624  ; 9.511  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.909  ; 9.796  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.189  ; 9.076  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.189  ; 9.076  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.184  ; 9.071  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.184  ; 9.071  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.165  ; 9.052  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 5.211  ; 5.119  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 5.714  ; 5.601  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.959  ; 5.867  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 6.003  ; 5.911  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 5.588  ; 5.496  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 5.228  ; 5.136  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 8.772  ; 8.908  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 5.714  ; 5.601  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 5.588  ; 5.496  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 6.186  ; 6.111  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 5.211  ; 5.119  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 5.392  ; 5.317  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.769  ; 5.694  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 5.392  ; 5.317  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 5.392  ; 5.317  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 5.409  ; 5.334  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 5.409  ; 5.334  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.838 ; 6.725 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.781 ; 8.668 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.495 ; 9.382 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.743 ; 9.630 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.743 ; 9.630 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.818 ; 9.705 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.818 ; 9.705 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.781 ; 8.668 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.817 ; 8.704 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.817 ; 8.704 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.495 ; 9.382 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.221 ; 9.108 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.495 ; 9.382 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.804 ; 8.691 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.804 ; 8.691 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.799 ; 8.686 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.799 ; 8.686 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.781 ; 8.668 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.629 ; 4.537 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 5.077 ; 4.964 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.347 ; 5.255 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 5.389 ; 5.297 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.991 ; 4.899 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.645 ; 4.553 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 8.158 ; 8.294 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 5.077 ; 4.964 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.991 ; 4.899 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.572 ; 5.497 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.629 ; 4.537 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.810 ; 4.735 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.172 ; 5.097 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.810 ; 4.735 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.810 ; 4.735 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.826 ; 4.751 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.826 ; 4.751 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.015     ; 7.128     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.931     ; 9.044     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.618     ; 9.731     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.838     ; 9.951     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.838     ; 9.951     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.892     ; 10.005    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.892     ; 10.005    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.931     ; 9.044     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.973     ; 9.086     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.973     ; 9.086     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.618     ; 9.731     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.369     ; 9.482     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.618     ; 9.731     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.950     ; 9.063     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.950     ; 9.063     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.944     ; 9.057     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.944     ; 9.057     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.931     ; 9.044     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 5.027     ; 5.119     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 5.496     ; 5.609     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.699     ; 5.791     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 5.768     ; 5.860     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 5.395     ; 5.487     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 5.058     ; 5.150     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 8.767     ; 8.631     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 5.496     ; 5.609     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 5.395     ; 5.487     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.952     ; 6.027     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 5.027     ; 5.119     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 5.225     ; 5.300     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.576     ; 5.651     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 5.225     ; 5.300     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 5.225     ; 5.300     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 5.256     ; 5.331     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 5.256     ; 5.331     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                     ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.712     ; 6.825     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.552     ; 8.665     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.211     ; 9.324     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.422     ; 9.535     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.422     ; 9.535     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.474     ; 9.587     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.474     ; 9.587     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.552     ; 8.665     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.592     ; 8.705     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.592     ; 8.705     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.211     ; 9.324     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.972     ; 9.085     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.211     ; 9.324     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.570     ; 8.683     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.570     ; 8.683     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.564     ; 8.677     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.564     ; 8.677     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.552     ; 8.665     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.449     ; 4.541     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.863     ; 4.976     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.094     ; 5.186     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 5.160     ; 5.252     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.802     ; 4.894     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.478     ; 4.570     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 8.159     ; 8.023     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.863     ; 4.976     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.802     ; 4.894     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.345     ; 5.420     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.449     ; 4.541     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.647     ; 4.722     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.984     ; 5.059     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.647     ; 4.722     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.647     ; 4.722     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.676     ; 4.751     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.676     ; 4.751     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                           ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; 108.54 MHz ; 108.54 MHz      ; sys_clk                                                     ;                                                ;
; 138.37 MHz ; 138.37 MHz      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;                                                ;
; 140.43 MHz ; 140.43 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;                                                ;
; 205.63 MHz ; 205.63 MHz      ; i2c_dri:i2c_dri_inst|dri_clk                                ;                                                ;
; 264.41 MHz ; 238.04 MHz      ; cam_pclk                                                    ; limit due to minimum period restriction (tmin) ;
; 279.64 MHz ; 279.64 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;                                                ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                     ;
+-------------------------------------------------------------+----------+---------------+
; Clock                                                       ; Slack    ; End Point TNS ;
+-------------------------------------------------------------+----------+---------------+
; sys_clk                                                     ; -146.550 ; -4626.986     ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -6.227   ; -1237.602     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -4.630   ; -17.411       ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -3.863   ; -203.258      ;
; cam_pclk                                                    ; -2.782   ; -88.787       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 0.009    ; 0.000         ;
+-------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -1.293 ; -1.538        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.115 ; -3.983        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.270 ; -0.539        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.383  ; 0.000         ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; 0.404  ; 0.000         ;
; sys_clk                                                     ; 0.470  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -2.161 ; -68.769       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.540 ; -18.881       ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                 ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.115 ; -41.986       ;
; cam_pclk                                                    ; 0.353  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -3.201 ; -669.558      ;
; cam_pclk                                                    ; -3.201 ; -129.270      ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.487 ; -132.343      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 4.671  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 9.717  ; 0.000         ;
; sys_clk                                                     ; 9.754  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                             ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                             ; To Node                                   ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -146.550 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.613    ;
; -146.519 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.582    ;
; -146.514 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.577    ;
; -146.487 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.550    ;
; -146.456 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.519    ;
; -146.451 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.514    ;
; -146.424 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.487    ;
; -146.393 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.456    ;
; -146.388 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.451    ;
; -146.361 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.424    ;
; -146.330 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.393    ;
; -146.325 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.388    ;
; -146.298 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.361    ;
; -146.267 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.330    ;
; -146.262 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.325    ;
; -146.235 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.298    ;
; -146.234 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.297    ;
; -146.204 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.267    ;
; -146.199 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.262    ;
; -146.172 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.235    ;
; -146.171 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.234    ;
; -146.141 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.204    ;
; -146.136 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.199    ;
; -146.115 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.178    ;
; -146.109 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.172    ;
; -146.108 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.171    ;
; -146.078 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.141    ;
; -146.073 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.136    ;
; -146.052 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.115    ;
; -146.046 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.109    ;
; -146.045 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.108    ;
; -146.015 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.078    ;
; -146.010 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.073    ;
; -145.989 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.052    ;
; -145.983 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.046    ;
; -145.982 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.045    ;
; -145.952 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.015    ;
; -145.947 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 146.010    ;
; -145.926 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.983    ;
; -145.926 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.989    ;
; -145.919 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.982    ;
; -145.898 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.961    ;
; -145.895 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.952    ;
; -145.890 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.947    ;
; -145.863 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.920    ;
; -145.863 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.926    ;
; -145.856 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.919    ;
; -145.835 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.898    ;
; -145.832 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.889    ;
; -145.827 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.884    ;
; -145.800 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.857    ;
; -145.800 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.863    ;
; -145.793 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.856    ;
; -145.772 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.835    ;
; -145.769 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.826    ;
; -145.764 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.821    ;
; -145.737 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.794    ;
; -145.737 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.800    ;
; -145.730 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.793    ;
; -145.709 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.772    ;
; -145.706 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.763    ;
; -145.701 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.758    ;
; -145.674 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.731    ;
; -145.674 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.737    ;
; -145.667 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.730    ;
; -145.646 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.709    ;
; -145.643 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.700    ;
; -145.642 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.705    ;
; -145.638 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.695    ;
; -145.611 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.668    ;
; -145.611 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.674    ;
; -145.610 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.667    ;
; -145.608 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.671    ;
; -145.583 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.646    ;
; -145.580 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.637    ;
; -145.579 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.642    ;
; -145.575 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.632    ;
; -145.548 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.605    ;
; -145.548 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.611    ;
; -145.547 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.604    ;
; -145.545 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.608    ;
; -145.520 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.583    ;
; -145.517 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.574    ;
; -145.516 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.579    ;
; -145.512 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.569    ;
; -145.491 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.548    ;
; -145.484 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.541    ;
; -145.482 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.545    ;
; -145.457 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.520    ;
; -145.453 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.516    ;
; -145.428 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.485    ;
; -145.424 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.487    ;
; -145.421 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.478    ;
; -145.419 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.482    ;
; -145.394 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.457    ;
; -145.390 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.453    ;
; -145.365 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.422    ;
; -145.361 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.424    ;
; -145.358 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.935     ; 145.415    ;
; -145.356 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.929     ; 145.419    ;
+----------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -6.227 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 7.162      ;
; -6.227 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 7.162      ;
; -6.070 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 7.003      ;
; -6.070 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 7.003      ;
; -6.024 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.959      ;
; -6.024 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.959      ;
; -6.019 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.954      ;
; -5.955 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.890      ;
; -5.955 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.890      ;
; -5.916 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.851      ;
; -5.916 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.851      ;
; -5.896 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 6.829      ;
; -5.896 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 6.829      ;
; -5.887 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.822      ;
; -5.887 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.822      ;
; -5.862 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 6.795      ;
; -5.841 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.776      ;
; -5.841 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.776      ;
; -5.816 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.751      ;
; -5.788 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.723      ;
; -5.788 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.723      ;
; -5.757 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.692      ;
; -5.757 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.692      ;
; -5.756 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.691      ;
; -5.756 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.691      ;
; -5.755 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.690      ;
; -5.755 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.690      ;
; -5.747 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.682      ;
; -5.720 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.655      ;
; -5.720 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.655      ;
; -5.708 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.643      ;
; -5.688 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 6.621      ;
; -5.679 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.614      ;
; -5.635 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.570      ;
; -5.635 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.570      ;
; -5.633 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.568      ;
; -5.629 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.564      ;
; -5.629 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.564      ;
; -5.629 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.564      ;
; -5.627 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.562      ;
; -5.612 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.547      ;
; -5.612 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.547      ;
; -5.590 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.525      ;
; -5.583 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.518      ;
; -5.583 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.518      ;
; -5.580 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.515      ;
; -5.549 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.484      ;
; -5.548 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.483      ;
; -5.547 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.482      ;
; -5.531 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.463      ;
; -5.531 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.463      ;
; -5.531 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.463      ;
; -5.531 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.463      ;
; -5.531 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.463      ;
; -5.531 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.463      ;
; -5.512 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.447      ;
; -5.474 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.409      ;
; -5.474 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.409      ;
; -5.472 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 6.405      ;
; -5.470 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 6.403      ;
; -5.466 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.401      ;
; -5.466 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.401      ;
; -5.433 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 6.366      ;
; -5.427 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.362      ;
; -5.426 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.361      ;
; -5.424 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.359      ;
; -5.421 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.356      ;
; -5.404 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.339      ;
; -5.401 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.336      ;
; -5.401 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.336      ;
; -5.387 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.322      ;
; -5.375 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.310      ;
; -5.374 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.304      ;
; -5.374 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.304      ;
; -5.374 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.304      ;
; -5.374 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.304      ;
; -5.374 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.304      ;
; -5.374 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.072     ; 6.304      ;
; -5.357 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.292      ;
; -5.355 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.290      ;
; -5.328 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.260      ;
; -5.328 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.260      ;
; -5.328 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.260      ;
; -5.328 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.260      ;
; -5.328 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.260      ;
; -5.328 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.260      ;
; -5.318 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.253      ;
; -5.318 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.253      ;
; -5.318 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.253      ;
; -5.318 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.253      ;
; -5.316 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.251      ;
; -5.298 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 6.231      ;
; -5.296 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.069     ; 6.229      ;
; -5.289 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.224      ;
; -5.287 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.222      ;
; -5.286 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.212      ; 6.537      ;
; -5.279 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.214      ;
; -5.266 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.067     ; 6.201      ;
; -5.259 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.191      ;
; -5.259 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.070     ; 6.191      ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.630 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.185     ; 2.397      ;
; -4.443 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.180     ; 2.215      ;
; -4.403 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.185     ; 2.170      ;
; -4.388 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.180     ; 2.160      ;
; -4.342 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.180     ; 2.114      ;
; -4.310 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.814     ; 3.438      ;
; -4.308 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.180     ; 2.080      ;
; -4.302 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.185     ; 2.069      ;
; -4.254 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.185     ; 2.021      ;
; -4.226 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.180     ; 1.998      ;
; -4.180 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.814     ; 3.308      ;
; -4.175 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.180     ; 1.947      ;
; -4.103 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.185     ; 1.870      ;
; -4.030 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.814     ; 3.158      ;
; -4.028 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.829     ; 3.141      ;
; -3.431 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.829     ; 2.544      ;
; -3.304 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.814     ; 2.432      ;
; -3.290 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.814     ; 2.418      ;
; -3.113 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.814     ; 2.241      ;
; -2.988 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.829     ; 2.101      ;
; -2.969 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.829     ; 2.082      ;
; -2.959 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.829     ; 2.072      ;
; 2.879  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.038      ;
; 2.879  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.038      ;
; 2.879  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.038      ;
; 2.879  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.038      ;
; 2.927  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.991      ;
; 2.927  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.991      ;
; 2.927  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.991      ;
; 2.927  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.991      ;
; 2.927  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.991      ;
; 2.927  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.991      ;
; 2.942  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.975      ;
; 2.942  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.975      ;
; 2.942  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.975      ;
; 2.942  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.975      ;
; 2.954  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.963      ;
; 2.954  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.963      ;
; 2.954  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.963      ;
; 2.954  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.963      ;
; 2.962  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.402      ;
; 2.990  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.928      ;
; 2.990  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.928      ;
; 2.990  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.928      ;
; 2.990  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.928      ;
; 2.990  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.928      ;
; 2.990  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.928      ;
; 3.002  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.916      ;
; 3.002  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.916      ;
; 3.002  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.916      ;
; 3.002  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.916      ;
; 3.002  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.916      ;
; 3.002  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.916      ;
; 3.025  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.339      ;
; 3.037  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.327      ;
; 3.082  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.282      ;
; 3.084  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.280      ;
; 3.101  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.811      ;
; 3.135  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.782      ;
; 3.135  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.782      ;
; 3.135  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.782      ;
; 3.135  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.782      ;
; 3.145  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.219      ;
; 3.147  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.217      ;
; 3.150  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.765      ;
; 3.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.207      ;
; 3.159  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.205      ;
; 3.164  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.748      ;
; 3.176  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.736      ;
; 3.183  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.735      ;
; 3.183  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.735      ;
; 3.183  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.735      ;
; 3.183  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.735      ;
; 3.183  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.735      ;
; 3.183  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.735      ;
; 3.213  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.702      ;
; 3.214  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.703      ;
; 3.214  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.703      ;
; 3.214  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.703      ;
; 3.214  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.703      ;
; 3.218  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.146      ;
; 3.225  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.690      ;
; 3.262  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.656      ;
; 3.262  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.656      ;
; 3.262  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.656      ;
; 3.262  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.656      ;
; 3.262  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.656      ;
; 3.262  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.656      ;
; 3.282  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.082      ;
; 3.283  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.081      ;
; 3.295  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.069      ;
; 3.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.620      ;
; 3.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.620      ;
; 3.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.620      ;
; 3.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.620      ;
; 3.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.067      ;
; 3.312  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.052      ;
; 3.313  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.051      ;
; 3.325  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.039      ;
; 3.338  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 7.026      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                           ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.863 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.793      ;
; -3.649 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.073     ; 4.578      ;
; -3.602 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.076     ; 4.528      ;
; -3.589 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.521      ;
; -3.535 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.465      ;
; -3.505 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.436      ;
; -3.478 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.410      ;
; -3.470 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.402      ;
; -3.467 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.397      ;
; -3.376 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 4.309      ;
; -3.342 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.272      ;
; -3.313 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 4.240      ;
; -3.293 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 4.220      ;
; -3.249 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.355      ; 4.606      ;
; -3.233 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.356      ; 4.591      ;
; -3.223 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.153      ;
; -3.173 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.103      ;
; -3.170 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 4.097      ;
; -3.161 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.073     ; 4.090      ;
; -3.156 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.086      ;
; -3.133 ; i2c_dri:i2c_dri_inst|cnt[4]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.329      ; 4.464      ;
; -3.098 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.029      ;
; -3.098 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.029      ;
; -3.098 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.029      ;
; -3.098 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.029      ;
; -3.098 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.029      ;
; -3.098 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 4.029      ;
; -3.097 ; i2c_dri:i2c_dri_inst|cnt[3]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.329      ; 4.428      ;
; -3.094 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.026      ;
; -3.093 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.072     ; 4.023      ;
; -3.067 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.998      ;
; -3.067 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.998      ;
; -3.067 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.998      ;
; -3.067 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.998      ;
; -3.067 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.998      ;
; -3.067 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.998      ;
; -3.058 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.067     ; 3.993      ;
; -3.048 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.980      ;
; -3.036 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.064     ; 3.974      ;
; -3.030 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.331      ; 4.363      ;
; -3.020 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.065     ; 3.957      ;
; -3.007 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.938      ;
; -3.007 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.938      ;
; -3.007 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.938      ;
; -3.007 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.938      ;
; -3.007 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.938      ;
; -3.007 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.938      ;
; -2.997 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.356      ; 4.355      ;
; -2.982 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.328      ; 4.312      ;
; -2.962 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.066     ; 3.898      ;
; -2.945 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.330      ; 4.277      ;
; -2.924 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.331      ; 4.257      ;
; -2.923 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.064     ; 3.861      ;
; -2.921 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.852      ;
; -2.921 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.852      ;
; -2.921 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.852      ;
; -2.921 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.852      ;
; -2.921 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.852      ;
; -2.921 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.852      ;
; -2.918 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 3.845      ;
; -2.905 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.356      ; 4.263      ;
; -2.892 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 3.819      ;
; -2.890 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.821      ;
; -2.890 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.821      ;
; -2.890 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.821      ;
; -2.890 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.821      ;
; -2.890 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.821      ;
; -2.890 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.821      ;
; -2.887 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.074     ; 3.815      ;
; -2.887 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.064     ; 3.825      ;
; -2.886 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.331      ; 4.219      ;
; -2.863 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.328      ; 4.193      ;
; -2.862 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.066     ; 3.798      ;
; -2.861 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.794      ;
; -2.852 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.298      ; 4.152      ;
; -2.832 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.765      ;
; -2.831 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 3.754      ;
; -2.822 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.329      ; 4.153      ;
; -2.815 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.328      ; 4.145      ;
; -2.814 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.067     ; 3.749      ;
; -2.804 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.066     ; 3.740      ;
; -2.798 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.330      ; 4.130      ;
; -2.797 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.073     ; 3.726      ;
; -2.797 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.329      ; 4.128      ;
; -2.790 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.722      ;
; -2.789 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.328      ; 4.119      ;
; -2.789 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.711      ;
; -2.784 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.066     ; 3.720      ;
; -2.784 ; i2c_dri:i2c_dri_inst|cnt[2]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.329      ; 4.115      ;
; -2.775 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.073     ; 3.704      ;
; -2.766 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.073     ; 3.695      ;
; -2.762 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.328      ; 4.092      ;
; -2.757 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.688      ;
; -2.757 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.688      ;
; -2.757 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.688      ;
; -2.757 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.688      ;
; -2.757 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.688      ;
; -2.757 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.688      ;
; -2.757 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.328      ; 4.087      ;
; -2.756 ; i2c_dri:i2c_dri_inst|cur_state.st_stop     ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.687      ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.782 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.196     ; 3.608      ;
; -2.584 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.101     ; 3.505      ;
; -2.423 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.196     ; 3.249      ;
; -2.393 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.277     ; 3.138      ;
; -2.318 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.277     ; 3.063      ;
; -2.311 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.196     ; 3.137      ;
; -2.282 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.196     ; 3.108      ;
; -2.268 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.198     ; 3.092      ;
; -2.259 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.198     ; 3.083      ;
; -2.258 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.137     ; 3.143      ;
; -2.184 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 3.159      ;
; -2.173 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.277     ; 2.918      ;
; -2.152 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.225     ; 2.949      ;
; -2.139 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.277     ; 2.884      ;
; -2.091 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.363     ; 2.750      ;
; -2.084 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.277     ; 2.829      ;
; -2.074 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.196     ; 2.900      ;
; -2.041 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.196     ; 2.867      ;
; -2.015 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.137     ; 2.900      ;
; -2.011 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.082      ; 3.115      ;
; -2.001 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.335     ; 2.688      ;
; -1.980 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.067     ; 2.935      ;
; -1.937 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.910      ;
; -1.919 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.198     ; 2.743      ;
; -1.907 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.067     ; 2.862      ;
; -1.906 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.067     ; 2.861      ;
; -1.905 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.082      ; 3.009      ;
; -1.904 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.082      ; 3.008      ;
; -1.902 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.136     ; 2.788      ;
; -1.893 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.136     ; 2.779      ;
; -1.878 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.045     ; 2.855      ;
; -1.835 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.013      ; 2.870      ;
; -1.833 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 2.803      ;
; -1.831 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.804      ;
; -1.830 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.803      ;
; -1.824 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 2.794      ;
; -1.820 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.363     ; 2.479      ;
; -1.767 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.363     ; 2.426      ;
; -1.754 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.168     ; 2.608      ;
; -1.751 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.168     ; 2.605      ;
; -1.737 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.283     ; 2.476      ;
; -1.735 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.837      ;
; -1.726 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.828      ;
; -1.708 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.225     ; 2.505      ;
; -1.701 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.141      ; 2.864      ;
; -1.692 ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.065      ; 2.816      ;
; -1.677 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.205      ; 2.904      ;
; -1.670 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.399      ; 3.128      ;
; -1.669 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.394      ; 3.122      ;
; -1.669 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.394      ; 3.122      ;
; -1.661 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.399      ; 3.119      ;
; -1.660 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.394      ; 3.113      ;
; -1.660 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.394      ; 3.113      ;
; -1.643 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.082      ; 2.747      ;
; -1.638 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.740      ;
; -1.637 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.067     ; 2.592      ;
; -1.635 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.608      ;
; -1.634 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.607      ;
; -1.629 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.731      ;
; -1.629 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.731      ;
; -1.629 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.507      ; 3.195      ;
; -1.628 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.730      ;
; -1.628 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.502      ; 3.189      ;
; -1.628 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.502      ; 3.189      ;
; -1.621 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.082      ; 2.725      ;
; -1.620 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.722      ;
; -1.619 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.721      ;
; -1.613 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.384      ; 3.019      ;
; -1.612 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.067     ; 2.567      ;
; -1.607 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.225     ; 2.404      ;
; -1.606 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.579      ;
; -1.604 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.384      ; 3.010      ;
; -1.595 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.141      ; 2.758      ;
; -1.594 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.141      ; 2.757      ;
; -1.589 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.475      ; 3.086      ;
; -1.583 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.015     ; 2.590      ;
; -1.583 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.685      ;
; -1.580 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.205      ; 2.807      ;
; -1.574 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.080      ; 2.676      ;
; -1.571 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.205      ; 2.798      ;
; -1.570 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.205      ; 2.797      ;
; -1.569 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.542      ;
; -1.555 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.331     ; 2.246      ;
; -1.553 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.136     ; 2.439      ;
; -1.547 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.520      ;
; -1.547 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                           ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 2.517      ;
; -1.544 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.136     ; 2.430      ;
; -1.533 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.506      ;
; -1.533 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.506      ;
; -1.532 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.505      ;
; -1.529 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                           ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.044     ; 2.507      ;
; -1.525 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.205      ; 2.752      ;
; -1.515 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.361      ; 2.935      ;
; -1.491 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.067     ; 2.446      ;
; -1.484 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.052     ; 2.454      ;
; -1.460 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.433      ;
; -1.459 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.432      ;
; -1.456 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.082      ; 2.560      ;
; -1.450 ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.167      ; 2.639      ;
; -1.437 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.067     ; 2.392      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.009  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.053      ; 0.736      ;
; 0.010  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.054      ; 0.736      ;
; 0.475  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.053      ; 0.770      ;
; 0.476  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.054      ; 0.770      ;
; 16.424 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.502      ;
; 16.432 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.494      ;
; 16.579 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.347      ;
; 16.712 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.214      ;
; 16.724 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.202      ;
; 16.878 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.048      ;
; 16.882 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.044      ;
; 17.036 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.891      ;
; 17.044 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.883      ;
; 17.045 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 2.895      ;
; 17.045 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 2.895      ;
; 17.045 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 2.895      ;
; 17.045 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 2.895      ;
; 17.045 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 2.895      ;
; 17.045 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 2.895      ;
; 17.045 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 2.895      ;
; 17.191 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.736      ;
; 17.313 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.617      ;
; 17.324 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.603      ;
; 17.336 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.591      ;
; 17.339 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.591      ;
; 17.419 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.511      ;
; 17.425 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.505      ;
; 17.465 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.465      ;
; 17.466 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.464      ;
; 17.490 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.437      ;
; 17.494 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.433      ;
; 17.505 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.425      ;
; 17.511 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.419      ;
; 17.511 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.419      ;
; 17.518 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.412      ;
; 17.548 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.382      ;
; 17.555 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.375      ;
; 17.633 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.297      ;
; 17.645 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.285      ;
; 17.695 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.235      ;
; 17.695 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.235      ;
; 17.702 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.228      ;
; 17.711 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.219      ;
; 17.747 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.183      ;
; 17.760 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.170      ;
; 17.795 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.135      ;
; 17.795 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.135      ;
; 17.834 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.096      ;
; 17.863 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.067      ;
; 17.863 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.067      ;
; 17.870 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.060      ;
; 17.873 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.057      ;
; 17.875 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.055      ;
; 17.875 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.055      ;
; 17.876 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.054      ;
; 17.881 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.049      ;
; 17.882 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.048      ;
; 17.919 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.011      ;
; 17.919 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.011      ;
; 17.921 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.009      ;
; 17.922 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.008      ;
; 17.926 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 2.004      ;
; 17.960 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.970      ;
; 17.960 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.970      ;
; 17.961 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.969      ;
; 17.990 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.940      ;
; 17.990 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.940      ;
; 17.997 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.933      ;
; 17.999 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.931      ;
; 18.002 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.928      ;
; 18.002 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.928      ;
; 18.007 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.923      ;
; 18.011 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.919      ;
; 18.025 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.905      ;
; 18.044 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.886      ;
; 18.048 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.882      ;
; 18.083 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.847      ;
; 18.086 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.844      ;
; 18.087 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.843      ;
; 18.091 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.839      ;
; 18.124 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.806      ;
; 18.126 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.804      ;
; 18.128 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.802      ;
; 18.128 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.802      ;
; 18.137 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.793      ;
; 18.141 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.789      ;
; 18.170 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.760      ;
; 18.170 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.760      ;
; 18.172 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.758      ;
; 18.173 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.757      ;
; 18.209 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.721      ;
; 18.209 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.721      ;
; 18.213 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.717      ;
; 18.237 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.693      ;
; 18.250 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.680      ;
; 18.251 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.679      ;
; 18.251 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.679      ;
; 18.252 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.678      ;
; 18.254 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.676      ;
; 18.259 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.671      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.293 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 1.242      ;
; -1.163 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 1.372      ;
; -1.016 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 1.519      ;
; -0.470 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 2.065      ;
; -0.327 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 2.208      ;
; -0.245 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.369      ; 2.399      ;
; -0.236 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.369      ; 2.408      ;
; -0.235 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.369      ; 2.409      ;
; -0.225 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.260      ; 2.310      ;
; -0.216 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 2.430      ;
; -0.159 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.369      ; 2.485      ;
; 0.297  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.623      ; 1.150      ;
; 0.303  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.532      ; 1.065      ;
; 0.333  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.532      ; 1.095      ;
; 0.356  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.405      ; 0.991      ;
; 0.384  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.532      ; 1.146      ;
; 0.391  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.335      ; 0.921      ;
; 0.411  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.563      ; 1.169      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.434  ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.108      ; 0.737      ;
; 0.445  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.471  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.662      ; 1.363      ;
; 0.473  ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.618      ; 1.321      ;
; 0.501  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.405      ; 1.136      ;
; 0.513  ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.618      ; 1.361      ;
; 0.522  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.766      ;
; 0.531  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.052      ; 0.778      ;
; 0.532  ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.139      ; 0.866      ;
; 0.543  ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.565      ; 1.338      ;
; 0.545  ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.579      ; 1.354      ;
; 0.546  ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.565      ; 1.341      ;
; 0.554  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.662      ; 1.446      ;
; 0.557  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.571      ; 1.358      ;
; 0.560  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.618      ; 1.373      ;
; 0.581  ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.139      ; 0.915      ;
; 0.589  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.571      ; 1.390      ;
; 0.603  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.847      ;
; 0.619  ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.102      ; 0.916      ;
; 0.621  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.444      ; 1.295      ;
; 0.639  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.883      ;
; 0.643  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.335      ; 1.173      ;
; 0.704  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.948      ;
; 0.704  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.444      ; 1.378      ;
; 0.707  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.951      ;
; 0.722  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.405      ; 1.357      ;
; 0.735  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.052      ; 0.982      ;
; 0.743  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.987      ;
; 0.747  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.991      ;
; 0.757  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.052      ; 1.004      ;
; 0.764  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.571      ; 1.565      ;
; 0.765  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.571      ; 1.566      ;
; 0.775  ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.565      ; 1.570      ;
; 0.778  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.335      ; 1.308      ;
; 0.779  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.335      ; 1.309      ;
; 0.807  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.082     ; 0.920      ;
; 0.812  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.168      ; 1.175      ;
; 0.815  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.067      ; 1.077      ;
; 0.819  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.082     ; 0.932      ;
; 0.828  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.546      ; 1.604      ;
; 0.833  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.067      ; 1.095      ;
; 0.837  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.067      ; 1.099      ;
; 0.839  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.052      ; 1.086      ;
; 0.842  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.623      ; 1.695      ;
; 0.871  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.052      ; 1.118      ;
; 0.871  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.571      ; 1.672      ;
; 0.889  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.067      ; 1.151      ;
; 0.891  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.402      ; 1.488      ;
; 0.897  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.016     ; 1.076      ;
; 0.915  ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.408      ; 1.553      ;
; 0.921  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.353      ; 1.469      ;
; 0.945  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.444      ; 1.619      ;
; 0.965  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.031     ; 1.129      ;
; 0.996  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.067      ; 1.258      ;
; 0.996  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.405      ; 1.631      ;
; 1.006  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.044     ; 1.157      ;
; 1.011  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 1.255      ;
; 1.034  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.532      ; 1.796      ;
; 1.045  ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.155      ; 1.395      ;
; 1.049  ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.579      ; 1.858      ;
; 1.050  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.067      ; 1.312      ;
; 1.051  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.067      ; 1.313      ;
; 1.051  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.585      ; 1.866      ;
; 1.089  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.052      ; 1.336      ;
; 1.116  ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.408      ; 1.754      ;
; 1.116  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.277      ; 1.588      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.115 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.632      ; 2.782      ;
; -1.111 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.632      ; 2.786      ;
; -1.097 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.632      ; 2.800      ;
; -1.048 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.632      ; 2.849      ;
; -1.031 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 2.855      ;
; -1.030 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.632      ; 2.867      ;
; -1.019 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 2.867      ;
; -0.976 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.920      ;
; -0.947 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.949      ;
; -0.942 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 2.944      ;
; -0.929 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 2.957      ;
; -0.906 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.990      ;
; -0.881 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.015      ;
; -0.861 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.025      ;
; -0.849 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.037      ;
; -0.845 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.051      ;
; -0.828 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.068      ;
; -0.772 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.114      ;
; -0.764 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.122      ;
; -0.759 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.127      ;
; -0.705 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.181      ;
; -0.700 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.186      ;
; -0.594 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.292      ;
; -0.535 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.351      ;
; -0.530 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.621      ; 3.356      ;
; 0.402  ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.424  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.425      ; 1.079      ;
; 0.435  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.425      ; 1.090      ;
; 0.435  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.425      ; 1.090      ;
; 0.440  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.425      ; 1.095      ;
; 0.440  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.425      ; 1.095      ;
; 0.449  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.425      ; 1.104      ;
; 0.449  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.425      ; 1.104      ;
; 0.452  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.425      ; 1.107      ;
; 0.457  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.111      ;
; 0.457  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.111      ;
; 0.458  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.112      ;
; 0.458  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.112      ;
; 0.470  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.737      ;
; 0.470  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[1]                                                                                                                                                        ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.737      ;
; 0.470  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.736      ;
; 0.471  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_2                                                                                                                                                           ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.739      ;
; 0.472  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.126      ;
; 0.472  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.424      ; 1.126      ;
; 0.472  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[0]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.738      ;
; 0.472  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.738      ;
; 0.472  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.738      ;
; 0.472  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.738      ;
; 0.472  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.738      ;
; 0.473  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[10]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[2]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.740      ;
; 0.473  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.739      ;
; 0.473  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                            ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[0]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.739      ;
; 0.474  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[0]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[1]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.740      ;
; 0.478  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                    ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.744      ;
; 0.486  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m2[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.753      ;
; 0.492  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.759      ;
; 0.600  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.867      ;
; 0.601  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.868      ;
; 0.605  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_22[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.873      ;
; 0.605  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.872      ;
; 0.606  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.874      ;
; 0.606  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_2                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.874      ;
; 0.607  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.875      ;
; 0.608  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.875      ;
; 0.609  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_1                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.877      ;
; 0.610  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.878      ;
; 0.611  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_21[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_2                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.878      ;
; 0.614  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_31[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.882      ;
; 0.615  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_2                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.882      ;
; 0.615  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.883      ;
; 0.620  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.888      ;
; 0.622  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.889      ;
; 0.623  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[0]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.890      ;
; 0.624  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.069      ; 0.888      ;
; 0.625  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.892      ;
; 0.632  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_1                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.900      ;
; 0.645  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.912      ;
; 0.647  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[11]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[3]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.914      ;
; 0.647  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[13]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[5]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.914      ;
; 0.647  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[13]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.913      ;
; 0.647  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.914      ;
; 0.648  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[15]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[7]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.915      ;
; 0.648  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[1]                                                                                                                                                      ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[2]                                                                                                                                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.916      ;
; 0.648  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[0]                                                                                                                                                      ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[1]                                                                                                                                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.916      ;
; 0.648  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.914      ;
; 0.648  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[0]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.914      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.270 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 0.693      ;
; -0.269 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.427      ; 0.693      ;
; 0.206  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.428      ; 0.669      ;
; 0.207  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.427      ; 0.669      ;
; 0.417  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.450  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.717      ;
; 0.694  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.699  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.966      ;
; 0.713  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.867  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.134      ;
; 0.873  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.140      ;
; 0.874  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.141      ;
; 0.967  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.234      ;
; 1.016  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.286      ;
; 1.021  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.031  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.300      ;
; 1.034  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.301      ;
; 1.114  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.381      ;
; 1.118  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.385      ;
; 1.118  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.385      ;
; 1.138  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.405      ;
; 1.139  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.406      ;
; 1.139  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.406      ;
; 1.140  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.407      ;
; 1.143  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.410      ;
; 1.153  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.420      ;
; 1.154  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.421      ;
; 1.195  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.462      ;
; 1.201  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.468      ;
; 1.202  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.469      ;
; 1.234  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.501      ;
; 1.236  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.503      ;
; 1.240  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.507      ;
; 1.260  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.527      ;
; 1.260  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.527      ;
; 1.261  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.528      ;
; 1.261  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.528      ;
; 1.263  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.530      ;
; 1.275  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.542      ;
; 1.278  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.545      ;
; 1.295  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.562      ;
; 1.332  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.599      ;
; 1.339  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.606      ;
; 1.356  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.623      ;
; 1.358  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.625      ;
; 1.382  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.649      ;
; 1.382  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.649      ;
; 1.385  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.652      ;
; 1.387  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.654      ;
; 1.388  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.655      ;
; 1.400  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.667      ;
; 1.478  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.745      ;
; 1.486  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.753      ;
; 1.492  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.759      ;
; 1.493  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.760      ;
; 1.503  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.770      ;
; 1.507  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.774      ;
; 1.507  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.774      ;
; 1.509  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.776      ;
; 1.510  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.777      ;
; 1.586  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.853      ;
; 1.603  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.870      ;
; 1.617  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.884      ;
; 1.618  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.885      ;
; 1.623  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.890      ;
; 1.624  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.891      ;
; 1.624  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.891      ;
; 1.644  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.911      ;
; 1.650  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.917      ;
; 1.651  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.918      ;
; 1.717  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.984      ;
; 1.744  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.011      ;
; 1.750  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.017      ;
; 1.824  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.091      ;
; 1.830  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.097      ;
; 1.831  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.098      ;
; 1.893  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.158      ;
; 1.905  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.170      ;
; 1.924  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.191      ;
; 1.982  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.247      ;
; 1.995  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.260      ;
; 2.002  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.269      ;
; 2.008  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.275      ;
; 2.009  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.276      ;
; 2.142  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.409      ;
; 2.160  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.425      ;
; 2.219  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.484      ;
; 2.224  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.489      ;
; 2.393  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.670      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.383 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.058      ;
; 0.408 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.061      ;
; 0.412 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.065      ;
; 0.416 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.064      ;
; 0.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.072      ;
; 0.426 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.079      ;
; 0.429 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.082      ;
; 0.448 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.715      ;
; 0.458 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.111      ;
; 0.462 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.109      ;
; 0.477 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.483 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.750      ;
; 0.494 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.507 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.088      ;
; 0.509 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.090      ;
; 0.516 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.783      ;
; 0.526 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.536 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.803      ;
; 0.558 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.825      ;
; 0.561 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.142      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.159      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.594 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.861      ;
; 0.596 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.596 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.596 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.596 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.597 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.598 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.615 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.615 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.616 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.263      ;
; 0.616 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.630 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.637 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.290      ;
; 0.639 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.906      ;
; 0.647 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.662 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.929      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.676 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.329      ;
; 0.688 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.691 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.353      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                            ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                       ; Launch Clock                                         ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.404 ; ov5640_cfg:ov5640_cfg_inst|init_done                  ; ov5640_cfg:ov5640_cfg_inst|init_done          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_dri:i2c_dri_inst|sda_dir                          ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_dri:i2c_dri_inst|i2c_done                         ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.479 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.744      ;
; 0.488 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.753      ;
; 0.500 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.765      ;
; 0.581 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; i2c_dri:i2c_dri_inst|wr_flag                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.846      ;
; 0.647 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.912      ;
; 0.655 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.920      ;
; 0.657 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.922      ;
; 0.676 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.941      ;
; 0.692 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.957      ;
; 0.695 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.960      ;
; 0.699 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.964      ;
; 0.700 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.965      ;
; 0.710 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.977      ;
; 0.715 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.980      ;
; 0.731 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.996      ;
; 0.731 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.996      ;
; 0.732 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.997      ;
; 0.734 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.999      ;
; 0.736 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.001      ;
; 0.737 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.002      ;
; 0.738 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.086      ; 1.019      ;
; 0.739 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.004      ;
; 0.752 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.017      ;
; 0.756 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.021      ;
; 0.758 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.023      ;
; 0.758 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.023      ;
; 0.762 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.027      ;
; 0.765 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.030      ;
; 0.772 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.037      ;
; 0.774 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.039      ;
; 0.785 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.050      ;
; 0.793 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.137      ; 2.695      ;
; 0.804 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.138      ; 2.707      ;
; 0.807 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.140      ; 2.712      ;
; 0.820 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]                ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.066      ; 1.081      ;
; 0.883 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.513      ; 1.591      ;
; 0.883 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.149      ;
; 0.924 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.454      ; 1.573      ;
; 0.926 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.454      ; 1.575      ;
; 0.940 ; i2c_dri:i2c_dri_inst|wr_flag                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.067      ; 1.202      ;
; 0.946 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.139      ; 2.850      ;
; 0.950 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.074      ; 1.219      ;
; 0.969 ; i2c_dri:i2c_dri_inst|wr_flag                          ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.067      ; 1.231      ;
; 0.980 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.245      ;
; 0.995 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.136      ; 2.896      ;
; 1.014 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.279      ;
; 1.017 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.282      ;
; 1.018 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.283      ;
; 1.019 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.284      ;
; 1.023 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]                ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.069      ; 1.287      ;
; 1.026 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.146      ; 2.937      ;
; 1.030 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.033 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.299      ;
; 1.034 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.299      ;
; 1.036 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.301      ;
; 1.041 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|sda_out                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.485      ; 1.721      ;
; 1.041 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16              ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.306      ;
; 1.045 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.310      ;
; 1.046 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.311      ;
; 1.051 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]               ; i2c_dri:i2c_dri_inst|addr_t[7]                ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.068      ; 1.314      ;
; 1.055 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.320      ;
; 1.055 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.320      ;
; 1.058 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.323      ;
; 1.060 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.325      ;
; 1.061 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.326      ;
; 1.071 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.336      ;
; 1.071 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.336      ;
; 1.080 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.345      ;
; 1.081 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.346      ;
; 1.082 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.347      ;
; 1.083 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.485      ; 1.763      ;
; 1.084 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.349      ;
; 1.085 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.069      ; 1.349      ;
; 1.094 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.359      ;
; 1.096 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.361      ;
; 1.099 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.364      ;
; 1.101 ; i2c_dri:i2c_dri_inst|scl                              ; i2c_dri:i2c_dri_inst|scl                      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.366      ;
; 1.104 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.369      ;
; 1.104 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.369      ;
; 1.104 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.369      ;
; 1.104 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.369      ;
; 1.104 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.369      ;
; 1.104 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.369      ;
; 1.104 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.369      ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.470 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|x_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|y_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.476 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[17]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[9]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.745      ;
; 0.582 ; servo_dri:servo_dri_inst|coor_valid_flag_r ; servo_dri:servo_dri_inst|coor_valid_flag_pos ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.849      ;
; 0.686 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.973      ;
; 0.687 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.973      ;
; 0.689 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.976      ;
; 0.691 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.978      ;
; 0.692 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.978      ;
; 0.692 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.978      ;
; 0.699 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.985      ;
; 0.701 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.987      ;
; 0.704 ; servo_dri:servo_dri_inst|x_duty_cycle[17]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.990      ;
; 0.704 ; servo_dri:servo_dri_inst|period_cnt[15]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[11]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.709 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[1]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.983      ;
; 0.717 ; servo_dri:servo_dri_inst|y_duty_cycle[15]  ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; servo_dri:servo_dri_inst|y_duty_cycle[14]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.989      ;
; 0.722 ; servo_dri:servo_dri_inst|y_duty_cycle[17]  ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.990      ;
; 0.725 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.994      ;
; 0.733 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.001      ;
; 0.738 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.006      ;
; 0.808 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|y_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.076      ;
; 0.809 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|x_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.077      ;
; 0.815 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[6]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.083      ;
; 0.846 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 1.133      ;
; 0.850 ; servo_dri:servo_dri_inst|x_duty_cycle[12]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.136      ;
; 0.854 ; servo_dri:servo_dri_inst|x_duty_cycle[13]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.140      ;
; 0.870 ; servo_dri:servo_dri_inst|x_duty_cycle[14]  ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.156      ;
; 0.885 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.153      ;
; 0.886 ; servo_dri:servo_dri_inst|y_duty_cycle[16]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.154      ;
; 0.921 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[0]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.189      ;
; 1.008 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.294      ;
; 1.009 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 1.296      ;
; 1.010 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.296      ;
; 1.010 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 1.297      ;
; 1.013 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.299      ;
; 1.020 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.097      ; 1.312      ;
; 1.020 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.306      ;
; 1.021 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.307      ;
; 1.023 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.309      ;
; 1.025 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 1.313      ;
; 1.026 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.312      ;
; 1.027 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; servo_dri:servo_dri_inst|period_cnt[9]     ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.033 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.301      ;
; 1.036 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.322      ;
; 1.037 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.305      ;
; 1.037 ; servo_dri:servo_dri_inst|y_duty_cycle[15]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.305      ;
; 1.038 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; servo_dri:servo_dri_inst|period_cnt[6]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.306      ;
; 1.039 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; servo_dri:servo_dri_inst|y_duty_cycle[14]  ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.310      ;
; 1.044 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.313      ;
; 1.049 ; servo_dri:servo_dri_inst|x_duty_cycle[0]   ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 1.336      ;
; 1.052 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.320      ;
; 1.053 ; servo_dri:servo_dri_inst|period_cnt[6]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.321      ;
; 1.056 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.324      ;
; 1.057 ; servo_dri:servo_dri_inst|y_duty_cycle[14]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.325      ;
; 1.060 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.328      ;
; 1.071 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.340      ;
; 1.078 ; servo_dri:servo_dri_inst|period_cnt[16]    ; servo_dri:servo_dri_inst|period_cnt[16]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.346      ;
; 1.086 ; servo_dri:servo_dri_inst|period_cnt[6]     ; servo_dri:servo_dri_inst|period_cnt[6]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.354      ;
; 1.101 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 1.388      ;
; 1.107 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 1.393      ;
; 1.119 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.387      ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.161 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.059      ; 2.712      ;
; -2.161 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.059      ; 2.712      ;
; -2.161 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.059      ; 2.712      ;
; -2.146 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag       ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.074      ; 2.712      ;
; -2.146 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.074      ; 2.712      ;
; -2.146 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.074      ; 2.712      ;
; -2.115 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.105      ; 2.712      ;
; -2.115 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.105      ; 2.712      ;
; -2.115 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.105      ; 2.712      ;
; -2.115 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.105      ; 2.712      ;
; -2.115 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.105      ; 2.712      ;
; -2.111 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.274      ; 2.877      ;
; -2.101 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.119      ; 2.712      ;
; -2.101 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.119      ; 2.712      ;
; -2.101 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.119      ; 2.712      ;
; -2.101 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.119      ; 2.712      ;
; -2.101 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.119      ; 2.712      ;
; -2.101 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.119      ; 2.712      ;
; -2.101 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.119      ; 2.712      ;
; -2.070 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.315      ; 2.877      ;
; -2.070 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.315      ; 2.877      ;
; -2.055 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.333      ; 2.880      ;
; -2.028 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.132      ; 2.652      ;
; -2.028 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.132      ; 2.652      ;
; -2.028 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.132      ; 2.652      ;
; -2.028 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.132      ; 2.652      ;
; -2.028 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.132      ; 2.652      ;
; -2.028 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.132      ; 2.652      ;
; -2.028 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.132      ; 2.652      ;
; -2.028 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.132      ; 2.652      ;
; -2.017 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.380      ; 2.889      ;
; -2.017 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.380      ; 2.889      ;
; -2.002 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.417      ; 2.911      ;
; -0.908 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.829      ; 3.649      ;
; -0.908 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.829      ; 3.649      ;
; -0.908 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.829      ; 3.649      ;
; -0.893 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.844      ; 3.649      ;
; -0.893 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.844      ; 3.649      ;
; -0.893 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.844      ; 3.649      ;
; -0.862 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.649      ;
; -0.862 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.649      ;
; -0.862 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.649      ;
; -0.862 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.649      ;
; -0.862 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.649      ;
; -0.858 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.044      ; 3.814      ;
; -0.848 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.649      ;
; -0.848 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.649      ;
; -0.848 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.649      ;
; -0.848 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.649      ;
; -0.848 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.649      ;
; -0.848 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.649      ;
; -0.848 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.649      ;
; -0.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.829      ; 3.560      ;
; -0.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.829      ; 3.560      ;
; -0.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.829      ; 3.560      ;
; -0.817 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.085      ; 3.814      ;
; -0.817 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.085      ; 3.814      ;
; -0.804 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.844      ; 3.560      ;
; -0.804 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.844      ; 3.560      ;
; -0.804 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.844      ; 3.560      ;
; -0.802 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.817      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.589      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.589      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.589      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.589      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.589      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.589      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.589      ;
; -0.775 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.589      ;
; -0.773 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.560      ;
; -0.773 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.560      ;
; -0.773 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.560      ;
; -0.773 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.560      ;
; -0.773 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.875      ; 3.560      ;
; -0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.044      ; 3.725      ;
; -0.764 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.150      ; 3.826      ;
; -0.764 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.150      ; 3.826      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.560      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.560      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.560      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.560      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.560      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.560      ;
; -0.759 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.889      ; 3.560      ;
; -0.749 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.848      ;
; -0.728 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.085      ; 3.725      ;
; -0.728 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.085      ; 3.725      ;
; -0.713 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.103      ; 3.728      ;
; -0.686 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.500      ;
; -0.686 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.500      ;
; -0.686 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.500      ;
; -0.686 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.500      ;
; -0.686 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.500      ;
; -0.686 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.500      ;
; -0.686 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.500      ;
; -0.686 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.902      ; 3.500      ;
; -0.675 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.150      ; 3.737      ;
; -0.675 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.150      ; 3.737      ;
; -0.660 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.759      ;
; -0.647 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.829      ; 3.388      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.540 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.363      ;
; -0.540 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.363      ;
; -0.540 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.363      ;
; -0.514 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.316      ; 2.332      ;
; -0.514 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.316      ; 2.332      ;
; -0.514 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.316      ; 2.332      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.504 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.327      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.483 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.322      ; 2.307      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; -0.442 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 1.321      ; 2.265      ;
; 0.713  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.300      ;
; 0.713  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.300      ;
; 0.713  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.300      ;
; 0.739  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.086      ; 3.269      ;
; 0.739  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.086      ; 3.269      ;
; 0.739  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.086      ; 3.269      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.749  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.264      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.244      ;
; 0.802  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.211      ;
; 0.802  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.211      ;
; 0.802  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.211      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.202      ;
; 0.828  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.086      ; 3.180      ;
; 0.828  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.086      ; 3.180      ;
; 0.828  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.086      ; 3.180      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.091      ; 3.175      ;
; 0.859  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.155      ;
; 0.859  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.155      ;
; 0.859  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.155      ;
; 0.859  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.155      ;
; 0.859  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 3.092      ; 3.155      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.781      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.073 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.823      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.833      ;
; -1.046 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.630      ; 2.849      ;
; -1.046 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.630      ; 2.849      ;
; -1.046 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.630      ; 2.849      ;
; -1.029 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.626      ; 2.862      ;
; -1.029 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.626      ; 2.862      ;
; -1.029 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.626      ; 2.862      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.985 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.911      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.943 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.953      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.933 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.963      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.630      ; 2.979      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.630      ; 2.979      ;
; -0.916 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.630      ; 2.979      ;
; -0.899 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.626      ; 2.992      ;
; -0.899 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.626      ; 2.992      ;
; -0.899 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.626      ; 2.992      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.897 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 2.999      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
; -0.855 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 3.631      ; 3.041      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.353 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.295      ;
; 0.368 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.629      ; 3.272      ;
; 0.368 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.629      ; 3.272      ;
; 0.397 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.581      ; 3.253      ;
; 0.404 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.241      ;
; 0.404 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.241      ;
; 0.448 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.518      ; 3.241      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.095      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.095      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.095      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.095      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.095      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.095      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.095      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.095      ;
; 0.483 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.425      ;
; 0.498 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.629      ; 3.402      ;
; 0.498 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.629      ; 3.402      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.151      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.151      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.151      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.151      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.151      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.151      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.151      ;
; 0.527 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.581      ; 3.383      ;
; 0.534 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.371      ;
; 0.534 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.371      ;
; 0.535 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.152      ;
; 0.535 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.152      ;
; 0.535 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.152      ;
; 0.535 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.152      ;
; 0.535 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.152      ;
; 0.566 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 3.151      ;
; 0.566 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 3.151      ;
; 0.566 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 3.151      ;
; 0.571 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.513      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.518      ; 3.371      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.225      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.225      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.225      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.225      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.225      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.225      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.225      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.225      ;
; 0.582 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.295      ; 3.152      ;
; 0.582 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.295      ; 3.152      ;
; 0.582 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.295      ; 3.152      ;
; 0.586 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.629      ; 3.490      ;
; 0.586 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.629      ; 3.490      ;
; 0.615 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.581      ; 3.471      ;
; 0.622 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.459      ;
; 0.622 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.562      ; 3.459      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.281      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.281      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.281      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.281      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.281      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.281      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.281      ;
; 0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.282      ;
; 0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.282      ;
; 0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.282      ;
; 0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.282      ;
; 0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.282      ;
; 0.666 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.518      ; 3.459      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.313      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.313      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.313      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.313      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.313      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.313      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.313      ;
; 0.667 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.371      ; 3.313      ;
; 0.696 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 3.281      ;
; 0.696 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 3.281      ;
; 0.696 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 3.281      ;
; 0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.295      ; 3.282      ;
; 0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.295      ; 3.282      ;
; 0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.295      ; 3.282      ;
; 0.736 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.369      ;
; 0.736 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.369      ;
; 0.736 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.369      ;
; 0.736 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.369      ;
; 0.736 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.369      ;
; 0.736 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.369      ;
; 0.736 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.358      ; 3.369      ;
; 0.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.370      ;
; 0.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.370      ;
; 0.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.370      ;
; 0.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.370      ;
; 0.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.342      ; 3.370      ;
; 0.784 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 3.369      ;
; 0.784 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 3.369      ;
; 0.784 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 3.369      ;
; 0.800 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.295      ; 3.370      ;
; 0.800 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.295      ; 3.370      ;
; 0.800 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.295      ; 3.370      ;
; 2.164 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; -0.500       ; 0.629      ; 2.518      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|monoc                                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[0]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[10]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[11]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[12]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[13]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[14]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[15]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[16]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[17]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[18]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[19]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[1]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[20]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[21]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[22]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[23]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[24]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[25]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[26]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[27]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[28]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[29]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[2]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[30]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[31]                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[3]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[4]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[5]                                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[6]                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.102  ; 0.318        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; 0.136  ; 0.352        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 0.136  ; 0.352        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 0.136  ; 0.352        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 0.136  ; 0.352        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 0.136  ; 0.352        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 0.136  ; 0.352        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 0.136  ; 0.352        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.140  ; 0.356        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 0.140  ; 0.356        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 0.140  ; 0.356        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 0.140  ; 0.356        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 0.140  ; 0.356        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 0.140  ; 0.356        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 0.140  ; 0.356        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 0.140  ; 0.356        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 0.142  ; 0.358        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                             ;
+--------+--------------+----------------+-----------------+------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+-----------------+------------------------------+------------+-----------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|scl                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_dir                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
+--------+--------------+----------------+-----------------+------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9] ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ;
; 4.676 ; 4.892        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                            ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 10.010 ; 10.010       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                            ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[14]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[19]      ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ;
; 9.754 ; 9.938        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_pos ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_r   ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]      ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm               ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[0]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[1]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[2]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ;
; 9.755 ; 9.939        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_pwm               ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[0]       ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[17]      ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[1]       ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[2]       ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[3]       ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[4]       ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[5]       ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[6]       ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[7]       ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[8]       ;
; 9.756 ; 9.940        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[9]       ;
; 9.797 ; 10.013       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ;
; 9.797 ; 10.013       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ;
; 9.797 ; 10.013       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ;
; 9.797 ; 10.013       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ;
; 9.797 ; 10.013       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ;
; 9.797 ; 10.013       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ;
; 9.797 ; 10.013       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ;
; 9.797 ; 10.013       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[5]     ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ;
; 9.800 ; 10.016       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[0]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]      ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]      ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]      ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]      ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]      ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]      ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[17]      ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]      ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[1]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]      ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[2]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[3]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[4]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[5]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[6]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[7]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[8]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[9]       ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm               ;
; 9.842 ; 10.058       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_pwm               ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 3.711 ; 3.771 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 2.801 ; 2.860 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 2.411 ; 2.591 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 3.488 ; 3.394 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 2.649 ; 2.763 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 3.711 ; 3.771 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 2.461 ; 2.664 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 2.586 ; 2.558 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 2.148 ; 2.332 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 4.071 ; 3.944 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 1.902 ; 2.038 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.258 ; 1.284 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.985 ; 0.941 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.258 ; 1.284 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.078 ; 1.085 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.221 ; 1.257 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.649 ; 4.744 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.220 ; 4.351 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.471 ; 4.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.190 ; 4.246 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.012 ; 4.116 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.900 ; 4.013 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.165 ; 4.237 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.042 ; 4.105 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.649 ; 4.744 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.534 ; 4.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.121 ; 4.211 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.387 ; 4.480 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 3.916 ; 4.096 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.162 ; 4.238 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.203 ; 4.265 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.110 ; 4.215 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.367 ; 4.474 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 4.761 ; 5.247 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 6.351 ; 6.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 6.351 ; 6.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 5.652 ; 6.013 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 5.845 ; 6.073 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -1.467 ; -1.592 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -2.335 ; -2.388 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -1.961 ; -2.130 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -1.748 ; -1.890 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -2.080 ; -2.223 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -1.753 ; -1.946 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -2.008 ; -2.201 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -1.666 ; -1.823 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -1.467 ; -1.592 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -1.767 ; -1.862 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -1.470 ; -1.595 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.041  ; 1.740  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.041  ; 1.740  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.762  ; 1.453  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.942  ; 1.642  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.529  ; 0.363  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -3.185 ; -3.293 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -3.491 ; -3.621 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -3.751 ; -3.786 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -3.480 ; -3.525 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -3.293 ; -3.393 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -3.185 ; -3.293 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -3.457 ; -3.516 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -3.303 ; -3.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -3.937 ; -4.029 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -3.811 ; -3.845 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -3.414 ; -3.491 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -3.686 ; -3.775 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -3.233 ; -3.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -3.454 ; -3.518 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -3.493 ; -3.543 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -3.404 ; -3.496 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -3.666 ; -3.769 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -4.009 ; -4.478 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -4.667 ; -4.959 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -5.371 ; -5.422 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -4.667 ; -4.959 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -4.845 ; -5.005 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.790  ; 7.033  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.529  ; 7.817  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.627  ; 9.243  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 12.145 ; 12.466 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.941  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.071  ; 8.685  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.538  ; 8.284  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.762  ; 8.424  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.855  ; 8.499  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.071  ; 8.685  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.815  ; 8.514  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.064  ; 7.823  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.431  ; 8.138  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.380  ; 8.094  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.605  ; 8.367  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.526  ; 8.267  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.716  ; 8.339  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.748  ; 7.576  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.734  ; 7.538  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.783  ; 7.607  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.101  ; 7.866  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.272  ; 8.088  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.936 ; 11.370 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 5.616  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 7.011  ; 7.065  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 5.156  ; 5.401  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 4.800  ; 5.096  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.420  ; 4.594  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 4.614  ; 4.836  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 4.357  ; 4.539  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.219  ; 5.571  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 4.080  ; 4.188  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 4.571  ; 4.722  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 4.557  ; 4.713  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.565  ; 4.737  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 7.011  ; 7.065  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 4.530  ; 4.671  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 4.295  ; 4.398  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 4.524  ; 4.755  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 4.524  ; 4.755  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 4.088  ; 4.196  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.415  ; 4.600  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 3.972  ; 3.920  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 3.936  ; 4.083  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 6.721  ; 6.710  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.190  ; 4.063  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.412  ; 4.228  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.790  ; 3.727  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.445  ; 4.233  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.430  ; 4.254  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.721  ; 6.710  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.197  ; 4.081  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.032  ; 3.907  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.913  ; 4.717  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.397  ; 4.217  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.633  ; 4.459  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.538  ; 4.377  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.642  ; 4.459  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.606  ; 4.430  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.324  ; 4.211  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.542  ; 4.382  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.234  ; 4.416  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.216  ; 4.386  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 0.927  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 0.785  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 7.635  ; 7.242  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 8.201  ; 7.929  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 6.964  ; 6.831  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                            ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.504 ; 6.739 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.213 ; 7.491 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.230 ; 8.859 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.217 ; 9.489 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.700 ;       ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.411 ; 7.221 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.183 ; 7.937 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.398 ; 8.072 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.488 ; 8.144 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.694 ; 8.322 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.449 ; 8.158 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.728 ; 7.495 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.080 ; 7.797 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.032 ; 7.755 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.247 ; 8.017 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.172 ; 7.921 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.354 ; 7.990 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.425 ; 7.257 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.411 ; 7.221 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.458 ; 7.287 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.763 ; 7.536 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.928 ; 7.749 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.406 ; 9.773 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;       ; 5.385 ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 3.561 ; 3.666 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 4.596 ; 4.834 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 4.253 ; 4.540 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 3.889 ; 4.058 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 4.075 ; 4.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 3.829 ; 4.006 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 4.658 ; 4.998 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 3.561 ; 3.666 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 4.038 ; 4.184 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 4.025 ; 4.177 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.033 ; 4.198 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 6.472 ; 6.519 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 3.999 ; 4.136 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 3.773 ; 3.873 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 3.567 ; 3.672 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 3.986 ; 4.210 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 3.567 ; 3.672 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 3.889 ; 4.067 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 3.464 ; 3.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 3.425 ; 3.568 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 3.283 ; 3.220 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 3.672 ; 3.547 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 3.881 ; 3.702 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.283 ; 3.220 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.911 ; 3.706 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.898 ; 3.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.190 ; 6.184 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 3.676 ; 3.563 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.516 ; 3.394 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.368 ; 4.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 3.866 ; 3.691 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.099 ; 3.931 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.008 ; 3.852 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.108 ; 3.931 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.072 ; 3.903 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.802 ; 3.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.012 ; 3.857 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 3.708 ; 3.884 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 3.689 ; 3.854 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 0.466 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;       ; 0.329 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 5.417 ; 5.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 7.888 ; 7.625 ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 6.697 ; 6.568 ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.446 ; 6.339 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.417 ; 8.310 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.153 ; 9.046 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.410 ; 9.303 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.410 ; 9.303 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.488 ; 9.381 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.488 ; 9.381 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.417 ; 8.310 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.455 ; 8.348 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.455 ; 8.348 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.153 ; 9.046 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.865 ; 8.758 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.153 ; 9.046 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.434 ; 8.327 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.434 ; 8.327 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.428 ; 8.321 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.428 ; 8.321 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.417 ; 8.310 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.849 ; 4.752 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 5.333 ; 5.226 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.578 ; 5.481 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 5.605 ; 5.508 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 5.211 ; 5.114 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.871 ; 4.774 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.935 ; 8.006 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 5.333 ; 5.226 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 5.211 ; 5.114 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.771 ; 5.682 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.849 ; 4.752 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 5.012 ; 4.923 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.369 ; 5.280 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 5.012 ; 4.923 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 5.012 ; 4.923 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 5.034 ; 4.945 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 5.034 ; 4.945 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.160 ; 6.053 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.052 ; 7.945 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.758 ; 8.651 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.006 ; 8.899 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.006 ; 8.899 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.080 ; 8.973 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.080 ; 8.973 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.052 ; 7.945 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.088 ; 7.981 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.088 ; 7.981 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.758 ; 8.651 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.482 ; 8.375 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.758 ; 8.651 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.068 ; 7.961 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.068 ; 7.961 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.063 ; 7.956 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.063 ; 7.956 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.052 ; 7.945 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.331 ; 4.234 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.752 ; 4.645 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.030 ; 4.933 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 5.055 ; 4.958 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.678 ; 4.581 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.351 ; 4.254 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.386 ; 7.457 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.752 ; 4.645 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.678 ; 4.581 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.221 ; 5.132 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.331 ; 4.234 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.493 ; 4.404 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.836 ; 4.747 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.493 ; 4.404 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.493 ; 4.404 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.514 ; 4.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.514 ; 4.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.246     ; 6.353     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.071     ; 8.178     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.696     ; 8.803     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.888     ; 8.995     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.888     ; 8.995     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.940     ; 9.047     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.940     ; 9.047     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.071     ; 8.178     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.116     ; 8.223     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.116     ; 8.223     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.696     ; 8.803     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.475     ; 8.582     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.696     ; 8.803     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.094     ; 8.201     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.094     ; 8.201     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.088     ; 8.195     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.088     ; 8.195     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.071     ; 8.178     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.569     ; 4.666     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 5.009     ; 5.116     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.174     ; 5.271     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 5.235     ; 5.332     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.904     ; 5.001     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.595     ; 4.692     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.738     ; 7.667     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 5.009     ; 5.116     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.904     ; 5.001     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.395     ; 5.484     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.569     ; 4.666     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.740     ; 4.829     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.053     ; 5.142     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.740     ; 4.829     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.740     ; 4.829     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.766     ; 4.855     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.766     ; 4.855     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                     ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 5.964     ; 6.071     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.716     ; 7.823     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.315     ; 8.422     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.500     ; 8.607     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.500     ; 8.607     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.550     ; 8.657     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.550     ; 8.657     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.716     ; 7.823     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.759     ; 7.866     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.759     ; 7.866     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.315     ; 8.422     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.103     ; 8.210     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.315     ; 8.422     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.738     ; 7.845     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.738     ; 7.845     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.732     ; 7.839     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.732     ; 7.839     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 7.716     ; 7.823     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.058     ; 4.155     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.437     ; 4.544     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.638     ; 4.735     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.697     ; 4.794     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.379     ; 4.476     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.083     ; 4.180     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.199     ; 7.128     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.437     ; 4.544     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.379     ; 4.476     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.857     ; 4.946     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.058     ; 4.155     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.229     ; 4.318     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.529     ; 4.618     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.229     ; 4.318     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.229     ; 4.318     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.254     ; 4.343     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.254     ; 4.343     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; sys_clk                                                     ; -69.241 ; -2185.059     ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -2.294  ; -383.850      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -1.917  ; -6.851        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.262  ; -46.727       ;
; cam_pclk                                                    ; -0.755  ; -7.888        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.053  ; -0.105        ;
+-------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.824 ; -3.095        ;
; cam_pclk                                                    ; -0.806 ; -1.178        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 0.056  ; 0.000         ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; 0.136  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.147  ; 0.000         ;
; sys_clk                                                     ; 0.207  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -0.979 ; -31.319       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.124 ; -3.389        ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                 ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.801 ; -30.568       ;
; cam_pclk                                                    ; 0.034  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -3.000 ; -109.647      ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.000 ; -418.000      ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.000 ; -89.000       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 4.734  ; 0.000         ;
; sys_clk                                                     ; 9.236  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 9.797  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                             ; To Node                                   ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -69.241 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.786     ;
; -69.227 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.772     ;
; -69.221 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.766     ;
; -69.177 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.722     ;
; -69.173 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.718     ;
; -69.163 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.708     ;
; -69.159 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.704     ;
; -69.157 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.702     ;
; -69.153 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.698     ;
; -69.109 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.654     ;
; -69.105 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.650     ;
; -69.095 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.640     ;
; -69.091 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.636     ;
; -69.089 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.634     ;
; -69.085 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.630     ;
; -69.085 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.630     ;
; -69.051 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.596     ;
; -69.041 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.586     ;
; -69.037 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.582     ;
; -69.027 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.572     ;
; -69.023 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.568     ;
; -69.021 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.566     ;
; -69.021 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.566     ;
; -69.017 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.562     ;
; -69.017 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.562     ;
; -68.987 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.532     ;
; -68.983 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.528     ;
; -68.973 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.518     ;
; -68.969 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.514     ;
; -68.959 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.504     ;
; -68.955 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.500     ;
; -68.953 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.498     ;
; -68.953 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.498     ;
; -68.949 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.494     ;
; -68.949 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.494     ;
; -68.931 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.476     ;
; -68.919 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.464     ;
; -68.915 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.460     ;
; -68.905 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.450     ;
; -68.902 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.446     ;
; -68.891 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.436     ;
; -68.888 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.432     ;
; -68.885 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.430     ;
; -68.885 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.430     ;
; -68.882 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.426     ;
; -68.881 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.426     ;
; -68.867 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.412     ;
; -68.863 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.408     ;
; -68.851 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.396     ;
; -68.847 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.392     ;
; -68.838 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.382     ;
; -68.834 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.378     ;
; -68.824 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.369     ;
; -68.824 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.368     ;
; -68.820 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.364     ;
; -68.818 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.362     ;
; -68.817 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.362     ;
; -68.814 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.358     ;
; -68.813 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.358     ;
; -68.804 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.349     ;
; -68.799 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.344     ;
; -68.795 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.340     ;
; -68.783 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.328     ;
; -68.779 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.324     ;
; -68.770 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.314     ;
; -68.766 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.310     ;
; -68.760 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.305     ;
; -68.756 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.301     ;
; -68.756 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.300     ;
; -68.752 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.296     ;
; -68.750 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.294     ;
; -68.749 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.294     ;
; -68.746 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.290     ;
; -68.746 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.290     ;
; -68.740 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.285     ;
; -68.736 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.281     ;
; -68.731 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.276     ;
; -68.730 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.275     ;
; -68.727 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.272     ;
; -68.715 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.260     ;
; -68.712 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.256     ;
; -68.702 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.246     ;
; -68.698 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.242     ;
; -68.692 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.237     ;
; -68.688 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.233     ;
; -68.688 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.232     ;
; -68.684 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.228     ;
; -68.682 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.226     ;
; -68.682 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.226     ;
; -68.678 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.222     ;
; -68.678 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ; servo_dri:servo_dri_inst|x_duty_cycle[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.222     ;
; -68.677 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]  ; servo_dri:servo_dri_inst|x_duty_cycle[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.222     ;
; -68.672 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.217     ;
; -68.668 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ; servo_dri:servo_dri_inst|x_duty_cycle[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.213     ;
; -68.666 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ; servo_dri:servo_dri_inst|x_duty_cycle[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.211     ;
; -68.663 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.208     ;
; -68.662 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ; servo_dri:servo_dri_inst|x_duty_cycle[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.207     ;
; -68.659 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ; servo_dri:servo_dri_inst|x_duty_cycle[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.432     ; 69.204     ;
; -68.648 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.192     ;
; -68.644 ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ; servo_dri:servo_dri_inst|x_duty_cycle[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.433     ; 69.188     ;
+---------+-----------------------------------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.294 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.245      ;
; -2.294 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.245      ;
; -2.265 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.215      ;
; -2.265 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.215      ;
; -2.218 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.169      ;
; -2.196 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.146      ;
; -2.196 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.146      ;
; -2.192 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.143      ;
; -2.192 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.143      ;
; -2.189 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.139      ;
; -2.174 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.125      ;
; -2.174 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.125      ;
; -2.149 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.100      ;
; -2.149 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.100      ;
; -2.120 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 3.070      ;
; -2.116 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.067      ;
; -2.110 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.061      ;
; -2.110 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.061      ;
; -2.107 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.058      ;
; -2.107 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.058      ;
; -2.107 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.058      ;
; -2.107 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.058      ;
; -2.103 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.054      ;
; -2.103 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.054      ;
; -2.098 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.049      ;
; -2.073 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.024      ;
; -2.060 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.011      ;
; -2.060 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.011      ;
; -2.051 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.002      ;
; -2.051 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.002      ;
; -2.051 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.002      ;
; -2.050 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 3.001      ;
; -2.041 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.992      ;
; -2.041 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.992      ;
; -2.034 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.985      ;
; -2.031 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.982      ;
; -2.031 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.982      ;
; -2.027 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.978      ;
; -2.027 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.978      ;
; -2.027 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.978      ;
; -2.025 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.976      ;
; -2.025 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.976      ;
; -2.025 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.976      ;
; -2.022 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.972      ;
; -2.021 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.971      ;
; -1.996 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.946      ;
; -1.993 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.944      ;
; -1.993 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.944      ;
; -1.984 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.935      ;
; -1.975 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.926      ;
; -1.974 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.925      ;
; -1.974 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.925      ;
; -1.967 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.918      ;
; -1.967 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.918      ;
; -1.965 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.916      ;
; -1.953 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.903      ;
; -1.952 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.902      ;
; -1.951 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.902      ;
; -1.949 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.900      ;
; -1.949 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.900      ;
; -1.948 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.899      ;
; -1.931 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.882      ;
; -1.930 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.882      ;
; -1.930 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.882      ;
; -1.930 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.882      ;
; -1.930 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.882      ;
; -1.930 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.882      ;
; -1.930 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.882      ;
; -1.930 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.881      ;
; -1.927 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.877      ;
; -1.926 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.877      ;
; -1.926 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.877      ;
; -1.923 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.874      ;
; -1.917 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.868      ;
; -1.912 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.863      ;
; -1.912 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.863      ;
; -1.907 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.858      ;
; -1.907 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.858      ;
; -1.906 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.857      ;
; -1.905 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.856      ;
; -1.905 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.856      ;
; -1.901 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.852      ;
; -1.901 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.852      ;
; -1.901 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.852      ;
; -1.901 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.852      ;
; -1.901 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.852      ;
; -1.901 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.852      ;
; -1.898 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.849      ;
; -1.891 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.842      ;
; -1.881 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.107      ; 2.997      ;
; -1.880 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.831      ;
; -1.878 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.828      ;
; -1.878 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.037     ; 2.828      ;
; -1.867 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.818      ;
; -1.866 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.818      ;
; -1.866 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.818      ;
; -1.866 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.818      ;
; -1.866 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.818      ;
; -1.866 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.035     ; 2.818      ;
; -1.866 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; -0.036     ; 2.817      ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.917 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.741     ; 1.113      ;
; -1.831 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.740     ; 1.028      ;
; -1.826 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.740     ; 1.023      ;
; -1.815 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.741     ; 1.011      ;
; -1.799 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.740     ; 0.996      ;
; -1.751 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.741     ; 0.947      ;
; -1.749 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.740     ; 0.946      ;
; -1.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.741     ; 0.926      ;
; -1.727 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.740     ; 0.924      ;
; -1.688 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.740     ; 0.885      ;
; -1.649 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.741     ; 0.845      ;
; -1.633 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.017     ; 1.543      ;
; -1.616 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.017     ; 1.526      ;
; -1.504 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.017     ; 1.414      ;
; -1.470 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.026     ; 1.371      ;
; -1.223 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.026     ; 1.124      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.017     ; 1.083      ;
; -1.173 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.017     ; 1.083      ;
; -1.097 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.017     ; 1.007      ;
; -1.036 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.026     ; 0.937      ;
; -1.029 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.026     ; 0.930      ;
; -1.006 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.026     ; 0.907      ;
; 6.718  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.226      ;
; 6.718  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.226      ;
; 6.718  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.226      ;
; 6.718  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.226      ;
; 6.718  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.226      ;
; 6.718  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.226      ;
; 6.725  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.218      ;
; 6.725  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.218      ;
; 6.725  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.218      ;
; 6.725  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.218      ;
; 6.729  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.406      ;
; 6.761  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.183      ;
; 6.761  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.183      ;
; 6.761  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.183      ;
; 6.761  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.183      ;
; 6.761  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.183      ;
; 6.761  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.183      ;
; 6.764  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.180      ;
; 6.764  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.180      ;
; 6.764  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.180      ;
; 6.764  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.180      ;
; 6.764  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.180      ;
; 6.764  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.180      ;
; 6.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.175      ;
; 6.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.175      ;
; 6.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.175      ;
; 6.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.175      ;
; 6.771  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.172      ;
; 6.771  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.172      ;
; 6.771  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.172      ;
; 6.771  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.172      ;
; 6.772  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.363      ;
; 6.775  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.360      ;
; 6.805  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.134      ;
; 6.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.131      ;
; 6.815  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.320      ;
; 6.817  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.318      ;
; 6.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.106      ;
; 6.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.106      ;
; 6.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.106      ;
; 6.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.106      ;
; 6.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.106      ;
; 6.838  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.106      ;
; 6.845  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.098      ;
; 6.845  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.098      ;
; 6.845  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.098      ;
; 6.845  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.098      ;
; 6.848  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.091      ;
; 6.849  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.286      ;
; 6.851  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.088      ;
; 6.854  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.088      ;
; 6.857  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.085      ;
; 6.858  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.277      ;
; 6.860  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.275      ;
; 6.861  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.274      ;
; 6.863  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.272      ;
; 6.867  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.077      ;
; 6.867  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.077      ;
; 6.867  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.077      ;
; 6.867  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.077      ;
; 6.867  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.077      ;
; 6.867  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.077      ;
; 6.874  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.069      ;
; 6.874  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.069      ;
; 6.874  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.069      ;
; 6.874  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.069      ;
; 6.878  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.257      ;
; 6.903  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.232      ;
; 6.912  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.223      ;
; 6.915  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.029      ;
; 6.915  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.029      ;
; 6.915  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.029      ;
; 6.915  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.029      ;
; 6.915  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.029      ;
; 6.915  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.029      ;
; 6.920  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.215      ;
; 6.922  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.021      ;
; 6.922  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.021      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                           ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.262 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.209      ;
; -1.190 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.042     ; 2.135      ;
; -1.173 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.120      ;
; -1.131 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.078      ;
; -1.130 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.045     ; 2.072      ;
; -1.124 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.073      ;
; -1.124 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.073      ;
; -1.101 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.048      ;
; -1.088 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 2.035      ;
; -1.078 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.027      ;
; -1.041 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.037     ; 1.991      ;
; -1.038 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.982      ;
; -1.024 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.968      ;
; -1.007 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.951      ;
; -0.990 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.937      ;
; -0.989 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.936      ;
; -0.982 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.042     ; 1.927      ;
; -0.977 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.184      ; 2.148      ;
; -0.972 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.186      ; 2.145      ;
; -0.969 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.916      ;
; -0.969 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.918      ;
; -0.949 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.040     ; 1.896      ;
; -0.902 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.033     ; 1.856      ;
; -0.891 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.840      ;
; -0.883 ; i2c_dri:i2c_dri_inst|cnt[4]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.175      ; 2.045      ;
; -0.881 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.825      ;
; -0.878 ; i2c_dri:i2c_dri_inst|cnt[3]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.175      ; 2.040      ;
; -0.871 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.033     ; 1.825      ;
; -0.865 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.035     ; 1.817      ;
; -0.860 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.174      ; 2.021      ;
; -0.857 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.176      ; 2.020      ;
; -0.852 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.796      ;
; -0.850 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.176      ; 2.013      ;
; -0.845 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.034     ; 1.798      ;
; -0.844 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.037     ; 1.794      ;
; -0.843 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.186      ; 2.016      ;
; -0.843 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.033     ; 1.797      ;
; -0.835 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.784      ;
; -0.835 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.784      ;
; -0.835 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.784      ;
; -0.835 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.784      ;
; -0.835 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.784      ;
; -0.835 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.784      ;
; -0.832 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.776      ;
; -0.830 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.774      ;
; -0.830 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.034     ; 1.783      ;
; -0.826 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.186      ; 1.999      ;
; -0.818 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.767      ;
; -0.818 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.767      ;
; -0.818 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.767      ;
; -0.818 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.767      ;
; -0.818 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.767      ;
; -0.818 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.767      ;
; -0.810 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.174      ; 1.971      ;
; -0.809 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.173      ; 1.969      ;
; -0.808 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.037     ; 1.758      ;
; -0.806 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.175      ; 1.968      ;
; -0.805 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.034     ; 1.758      ;
; -0.790 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.045     ; 1.732      ;
; -0.775 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.036     ; 1.726      ;
; -0.774 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.174      ; 1.935      ;
; -0.771 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.719      ;
; -0.769 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.713      ;
; -0.768 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.174      ; 1.929      ;
; -0.761 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.710      ;
; -0.761 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.710      ;
; -0.761 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.710      ;
; -0.761 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.710      ;
; -0.761 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.710      ;
; -0.761 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.710      ;
; -0.760 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.172      ; 1.919      ;
; -0.760 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.176      ; 1.923      ;
; -0.758 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.174      ; 1.919      ;
; -0.758 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.174      ; 1.919      ;
; -0.755 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.173      ; 1.915      ;
; -0.754 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.174      ; 1.915      ;
; -0.754 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.174      ; 1.915      ;
; -0.747 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.185      ; 1.919      ;
; -0.747 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.033     ; 1.701      ;
; -0.747 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.175      ; 1.909      ;
; -0.747 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.176      ; 1.910      ;
; -0.746 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.158      ; 1.891      ;
; -0.744 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.688      ;
; -0.740 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.186      ; 1.913      ;
; -0.740 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.684      ;
; -0.738 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.174      ; 1.899      ;
; -0.736 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.685      ;
; -0.736 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[5]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.685      ;
; -0.736 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.685      ;
; -0.736 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.685      ;
; -0.736 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.685      ;
; -0.736 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.685      ;
; -0.732 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.176      ; 1.895      ;
; -0.728 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.034     ; 1.681      ;
; -0.724 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.172      ; 1.883      ;
; -0.722 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.175      ; 1.884      ;
; -0.720 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.664      ;
; -0.720 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.045     ; 1.662      ;
; -0.718 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.034     ; 1.671      ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.755 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.075     ; 1.687      ;
; -0.679 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 1.637      ;
; -0.563 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.075     ; 1.495      ;
; -0.553 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.123     ; 1.437      ;
; -0.517 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.123     ; 1.401      ;
; -0.512 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.076     ; 1.443      ;
; -0.510 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.075     ; 1.442      ;
; -0.499 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.075     ; 1.431      ;
; -0.476 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.076     ; 1.407      ;
; -0.474 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.459      ;
; -0.463 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.084     ; 1.386      ;
; -0.450 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.123     ; 1.334      ;
; -0.443 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.123     ; 1.327      ;
; -0.433 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.059     ; 1.381      ;
; -0.425 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.123     ; 1.309      ;
; -0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.030      ; 1.439      ;
; -0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.075     ; 1.334      ;
; -0.382 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.139     ; 1.250      ;
; -0.379 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.059     ; 1.327      ;
; -0.369 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.232      ;
; -0.361 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.075     ; 1.293      ;
; -0.358 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.030      ; 1.395      ;
; -0.357 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.030      ; 1.394      ;
; -0.335 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.018     ; 1.324      ;
; -0.326 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.311      ;
; -0.325 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 1.279      ;
; -0.317 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.076     ; 1.248      ;
; -0.300 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.163      ;
; -0.296 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.024     ; 1.279      ;
; -0.293 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.329      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.018     ; 1.280      ;
; -0.290 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.018     ; 1.279      ;
; -0.290 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.014     ; 1.283      ;
; -0.282 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.267      ;
; -0.281 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.266      ;
; -0.280 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.190      ; 1.499      ;
; -0.280 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.190      ; 1.499      ;
; -0.278 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.193      ; 1.500      ;
; -0.272 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.030     ; 1.249      ;
; -0.266 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.070     ; 1.203      ;
; -0.249 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.285      ;
; -0.249 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.146      ; 1.402      ;
; -0.248 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.284      ;
; -0.248 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.024     ; 1.231      ;
; -0.246 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 1.200      ;
; -0.241 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.030      ; 1.278      ;
; -0.241 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.277      ;
; -0.238 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.046      ; 1.291      ;
; -0.236 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.099      ;
; -0.235 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.222      ; 1.486      ;
; -0.235 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.225      ; 1.489      ;
; -0.235 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.222      ; 1.486      ;
; -0.233 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.028     ; 1.212      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.084     ; 1.152      ;
; -0.227 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.030      ; 1.264      ;
; -0.226 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.100     ; 1.133      ;
; -0.222 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.070      ; 1.299      ;
; -0.219 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.070     ; 1.156      ;
; -0.215 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.190      ; 1.434      ;
; -0.215 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.193      ; 1.437      ;
; -0.215 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.190      ; 1.434      ;
; -0.214 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.250      ;
; -0.210 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.246      ;
; -0.208 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.077     ; 1.138      ;
; -0.199 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.184      ;
; -0.198 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.084     ; 1.121      ;
; -0.196 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 1.372      ;
; -0.194 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.046      ; 1.247      ;
; -0.193 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.046      ; 1.246      ;
; -0.193 ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.072      ; 1.294      ;
; -0.189 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.018     ; 1.178      ;
; -0.184 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.182      ; 1.395      ;
; -0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.070      ; 1.255      ;
; -0.177 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.070      ; 1.254      ;
; -0.171 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.018     ; 1.160      ;
; -0.170 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.206      ;
; -0.170 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.146      ; 1.323      ;
; -0.170 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.070      ; 1.247      ;
; -0.169 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.154      ;
; -0.169 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.205      ;
; -0.162 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.198      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.138      ;
; -0.152 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.137      ;
; -0.152 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.137      ;
; -0.151 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.136      ;
; -0.151 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.136      ;
; -0.142 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                           ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.024     ; 1.125      ;
; -0.141 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.018     ; 1.130      ;
; -0.140 ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.058      ; 1.205      ;
; -0.140 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.115     ; 1.032      ;
; -0.139 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.070      ; 1.216      ;
; -0.137 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 1.345      ;
; -0.137 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 1.345      ;
; -0.134 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                           ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.119      ;
; -0.132 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.168      ;
; -0.131 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.167      ;
; -0.130 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 1.084      ;
; -0.127 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.022     ; 1.112      ;
; -0.118 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.029      ; 1.154      ;
; -0.117 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.030      ; 1.154      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.053 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.245     ; 0.350      ;
; -0.052 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.244     ; 0.350      ;
; 0.438  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.245     ; 0.359      ;
; 0.439  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.244     ; 0.359      ;
; 18.419 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.528      ;
; 18.419 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.528      ;
; 18.420 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.527      ;
; 18.493 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.454      ;
; 18.502 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.445      ;
; 18.539 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.408      ;
; 18.540 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.407      ;
; 18.599 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 1.360      ;
; 18.599 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 1.360      ;
; 18.599 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 1.360      ;
; 18.599 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 1.360      ;
; 18.599 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 1.360      ;
; 18.599 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 1.360      ;
; 18.599 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 1.360      ;
; 18.699 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.250      ;
; 18.699 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.250      ;
; 18.700 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.249      ;
; 18.712 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.238      ;
; 18.753 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.197      ;
; 18.773 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.176      ;
; 18.777 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.173      ;
; 18.778 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.172      ;
; 18.782 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.167      ;
; 18.788 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.162      ;
; 18.788 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.162      ;
; 18.819 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.130      ;
; 18.820 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.129      ;
; 18.826 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.124      ;
; 18.853 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.097      ;
; 18.853 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.097      ;
; 18.859 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.091      ;
; 18.859 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.091      ;
; 18.874 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.076      ;
; 18.914 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.036      ;
; 18.918 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.032      ;
; 18.924 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.026      ;
; 18.929 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.021      ;
; 18.939 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.011      ;
; 18.939 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.011      ;
; 18.945 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.005      ;
; 18.948 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.002      ;
; 18.959 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.991      ;
; 18.967 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.983      ;
; 18.979 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.971      ;
; 18.982 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.968      ;
; 18.983 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.967      ;
; 18.986 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.964      ;
; 18.992 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.958      ;
; 18.995 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.955      ;
; 19.003 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.947      ;
; 19.003 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.947      ;
; 19.010 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.940      ;
; 19.013 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.937      ;
; 19.013 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.937      ;
; 19.019 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.931      ;
; 19.022 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.928      ;
; 19.027 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.923      ;
; 19.029 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.921      ;
; 19.032 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.918      ;
; 19.036 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.914      ;
; 19.036 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.914      ;
; 19.042 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.908      ;
; 19.047 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.903      ;
; 19.047 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.903      ;
; 19.049 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.901      ;
; 19.050 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.900      ;
; 19.051 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.899      ;
; 19.051 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.899      ;
; 19.060 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.890      ;
; 19.060 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.890      ;
; 19.063 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.887      ;
; 19.087 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.863      ;
; 19.087 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.863      ;
; 19.093 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.857      ;
; 19.094 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.856      ;
; 19.095 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.855      ;
; 19.100 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.850      ;
; 19.103 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.847      ;
; 19.115 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.835      ;
; 19.115 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.835      ;
; 19.115 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.835      ;
; 19.119 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.831      ;
; 19.119 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.831      ;
; 19.122 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.828      ;
; 19.123 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.827      ;
; 19.128 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.822      ;
; 19.131 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.819      ;
; 19.132 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.818      ;
; 19.151 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.799      ;
; 19.154 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.796      ;
; 19.163 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.787      ;
; 19.163 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.787      ;
; 19.168 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.782      ;
; 19.192 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.758      ;
; 19.196 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.754      ;
; 19.196 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.754      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.824 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.262      ;
; -0.814 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.272      ;
; -0.809 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.277      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.776 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.310      ;
; -0.768 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.318      ;
; -0.766 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.316      ;
; -0.765 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.321      ;
; -0.765 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.317      ;
; -0.755 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.331      ;
; -0.745 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.341      ;
; -0.729 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.353      ;
; -0.728 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.354      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.721 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.365      ;
; -0.715 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.367      ;
; -0.710 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.372      ;
; -0.678 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.404      ;
; -0.673 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.409      ;
; -0.651 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.431      ;
; -0.614 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.468      ;
; -0.555 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.527      ;
; -0.546 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.536      ;
; -0.518 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.564      ;
; -0.509 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.928      ; 1.573      ;
; 0.156  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.228      ; 0.488      ;
; 0.157  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.487      ;
; 0.157  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.487      ;
; 0.159  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.228      ; 0.491      ;
; 0.160  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.490      ;
; 0.160  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.228      ; 0.492      ;
; 0.161  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.491      ;
; 0.162  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.228      ; 0.494      ;
; 0.164  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.228      ; 0.496      ;
; 0.165  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.495      ;
; 0.169  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.228      ; 0.501      ;
; 0.170  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.500      ;
; 0.174  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.228      ; 0.506      ;
; 0.175  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.226      ; 0.505      ;
; 0.187  ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[1]                                                                                                                                                        ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[0]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.313      ;
; 0.195  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.314      ;
; 0.196  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_2                                                                                                                                                           ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.316      ;
; 0.196  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[10]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[2]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.316      ;
; 0.196  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[0]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_vsync_d[1]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.316      ;
; 0.197  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                    ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.317      ;
; 0.197  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                            ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[0]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.316      ;
; 0.215  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m2[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.335      ;
; 0.218  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.338      ;
; 0.255  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.375      ;
; 0.255  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.375      ;
; 0.257  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_22[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.377      ;
; 0.257  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.377      ;
; 0.258  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.378      ;
; 0.258  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_2                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.378      ;
; 0.259  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.379      ;
; 0.259  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.379      ;
; 0.259  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_1                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.379      ;
; 0.260  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.380      ;
; 0.260  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_21[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_2                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.380      ;
; 0.260  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_2                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.380      ;
; 0.262  ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.383      ;
; 0.263  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_1                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.383      ;
; 0.263  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_31[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.383      ;
; 0.264  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.384      ;
; 0.264  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.034      ; 0.382      ;
; 0.264  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[0]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.384      ;
; 0.265  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_11[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.385      ;
; 0.267  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.387      ;
; 0.267  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.387      ;
; 0.268  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[11]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[3]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.388      ;
; 0.268  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[13]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[5]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.388      ;
; 0.268  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[0]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.388      ;
; 0.269  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[15]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[7]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.389      ;
; 0.269  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.389      ;
; 0.270  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[1]                                                                                                                                                      ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[2]                                                                                                                                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.390      ;
; 0.270  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[0]                                                                                                                                                      ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[1]                                                                                                                                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.390      ;
; 0.274  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_1                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.394      ;
; 0.279  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.399      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.806 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.208      ; 0.566      ;
; -0.736 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.208      ; 0.636      ;
; -0.677 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.208      ; 0.695      ;
; -0.437 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.208      ; 0.935      ;
; -0.383 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.208      ; 0.989      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.241      ; 1.033      ;
; -0.360 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.208      ; 1.012      ;
; -0.359 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.241      ; 1.046      ;
; -0.344 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.241      ; 1.061      ;
; -0.341 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.241      ; 1.064      ;
; -0.276 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.242      ; 1.130      ;
; 0.098  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.234      ; 0.436      ;
; 0.099  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.272      ; 0.475      ;
; 0.108  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.272      ; 0.484      ;
; 0.117  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.297      ; 0.518      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.272      ; 0.512      ;
; 0.170  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.234      ; 0.508      ;
; 0.178  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.139      ; 0.401      ;
; 0.185  ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.313      ;
; 0.196  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.228      ; 0.508      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.207  ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.303      ; 0.614      ;
; 0.208  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.210  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.309      ; 0.623      ;
; 0.223  ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.303      ; 0.630      ;
; 0.229  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.024      ; 0.337      ;
; 0.230  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.284      ; 0.618      ;
; 0.235  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.341      ;
; 0.235  ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.291      ; 0.630      ;
; 0.236  ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 0.373      ;
; 0.237  ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.282      ; 0.623      ;
; 0.237  ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.282      ; 0.623      ;
; 0.237  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.284      ; 0.625      ;
; 0.239  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.246      ; 0.589      ;
; 0.252  ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 0.389      ;
; 0.255  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.309      ; 0.668      ;
; 0.265  ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.041      ; 0.390      ;
; 0.266  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.023      ; 0.373      ;
; 0.273  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.246      ; 0.623      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.023      ; 0.382      ;
; 0.279  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.234      ; 0.617      ;
; 0.281  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.139      ; 0.504      ;
; 0.286  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.243      ; 0.613      ;
; 0.302  ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.282      ; 0.688      ;
; 0.306  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.412      ;
; 0.309  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.415      ;
; 0.322  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.024      ; 0.430      ;
; 0.326  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.432      ;
; 0.328  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.024      ; 0.436      ;
; 0.329  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.435      ;
; 0.336  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.070      ; 0.490      ;
; 0.338  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.284      ; 0.726      ;
; 0.338  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.284      ; 0.726      ;
; 0.349  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.030     ; 0.403      ;
; 0.352  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.030     ; 0.406      ;
; 0.355  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.139      ; 0.578      ;
; 0.356  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.139      ; 0.579      ;
; 0.367  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.011      ; 0.462      ;
; 0.371  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.024      ; 0.479      ;
; 0.382  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.018      ; 0.484      ;
; 0.388  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.018      ; 0.490      ;
; 0.388  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.024      ; 0.496      ;
; 0.391  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.018      ; 0.493      ;
; 0.392  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.284      ; 0.780      ;
; 0.393  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.297      ; 0.794      ;
; 0.400  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; -0.003     ; 0.481      ;
; 0.401  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.246      ; 0.751      ;
; 0.407  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.234      ; 0.745      ;
; 0.413  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.008      ; 0.505      ;
; 0.414  ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.212      ; 0.730      ;
; 0.415  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.018      ; 0.517      ;
; 0.419  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.161      ; 0.664      ;
; 0.423  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.280      ; 0.807      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.536      ;
; 0.441  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.146      ; 0.671      ;
; 0.452  ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.291      ; 0.847      ;
; 0.455  ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.063      ; 0.602      ;
; 0.461  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.018      ; 0.563      ;
; 0.473  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.024      ; 0.581      ;
; 0.473  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.272      ; 0.849      ;
; 0.482  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.018      ; 0.584      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.018      ; 0.587      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.294      ; 0.883      ;
; 0.488  ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.294      ; 0.886      ;
; 0.490  ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.291      ; 0.885      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.056 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.038     ; 0.307      ;
; 0.057 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.039     ; 0.307      ;
; 0.193 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.298 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.307 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.393 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.514      ;
; 0.400 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.521      ;
; 0.401 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.522      ;
; 0.447 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.569      ;
; 0.457 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.465 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.510 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.632      ;
; 0.513 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.523 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.649      ;
; 0.533 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.654      ;
; 0.540 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.661      ;
; 0.541 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.662      ;
; 0.563 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.038     ; 0.314      ;
; 0.564 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.039     ; 0.314      ;
; 0.572 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.693      ;
; 0.576 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.697      ;
; 0.576 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.697      ;
; 0.576 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.697      ;
; 0.577 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.698      ;
; 0.579 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.700      ;
; 0.589 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.710      ;
; 0.591 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.712      ;
; 0.592 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.713      ;
; 0.592 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.713      ;
; 0.593 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.714      ;
; 0.594 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.715      ;
; 0.595 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.716      ;
; 0.605 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.726      ;
; 0.642 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.763      ;
; 0.642 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.763      ;
; 0.645 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.766      ;
; 0.652 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.773      ;
; 0.655 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.776      ;
; 0.658 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.779      ;
; 0.661 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.782      ;
; 0.676 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.797      ;
; 0.682 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.803      ;
; 0.683 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.804      ;
; 0.689 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.810      ;
; 0.691 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.812      ;
; 0.696 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.817      ;
; 0.697 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.818      ;
; 0.697 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.818      ;
; 0.708 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.829      ;
; 0.724 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.845      ;
; 0.741 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.862      ;
; 0.744 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.865      ;
; 0.747 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.868      ;
; 0.750 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.871      ;
; 0.751 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.872      ;
; 0.754 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.875      ;
; 0.755 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.876      ;
; 0.756 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.877      ;
; 0.760 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.881      ;
; 0.809 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.930      ;
; 0.819 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.940      ;
; 0.828 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.949      ;
; 0.835 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.956      ;
; 0.836 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.957      ;
; 0.846 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.965      ;
; 0.847 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.966      ;
; 0.897 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.016      ;
; 0.900 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.021      ;
; 0.902 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.023      ;
; 0.902 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.021      ;
; 0.909 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.030      ;
; 0.910 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.031      ;
; 0.961 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.080      ;
; 0.974 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.095      ;
; 1.057 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.176      ;
; 1.066 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.185      ;
; 1.092 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.209      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                       ; Launch Clock                                         ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.136 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.386      ; 1.176      ;
; 0.184 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; ov5640_cfg:ov5640_cfg_inst|init_done                  ; ov5640_cfg:ov5640_cfg_inst|init_done          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_dri:i2c_dri_inst|sda_dir                          ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_dri:i2c_dri_inst|i2c_done                         ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.189 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.384      ; 1.227      ;
; 0.202 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.384      ; 1.240      ;
; 0.204 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.385      ; 1.243      ;
; 0.211 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.333      ;
; 0.212 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.334      ;
; 0.217 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.339      ;
; 0.250 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; i2c_dri:i2c_dri_inst|wr_flag                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.372      ;
; 0.255 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.382      ; 1.291      ;
; 0.270 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.392      ; 1.316      ;
; 0.273 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.395      ;
; 0.279 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.401      ;
; 0.280 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.402      ;
; 0.281 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.403      ;
; 0.295 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.417      ;
; 0.297 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.303 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.389      ; 1.351      ;
; 0.309 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.314 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.436      ;
; 0.316 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.047      ; 0.448      ;
; 0.317 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.439      ;
; 0.319 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.441      ;
; 0.320 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.442      ;
; 0.321 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.443      ;
; 0.322 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.444      ;
; 0.330 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.386      ; 1.370      ;
; 0.330 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.452      ;
; 0.331 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.453      ;
; 0.331 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.453      ;
; 0.335 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.457      ;
; 0.335 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.457      ;
; 0.339 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.461      ;
; 0.344 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.466      ;
; 0.368 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]                ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.033      ; 0.485      ;
; 0.371 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.384      ; 1.409      ;
; 0.373 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.271      ; 0.728      ;
; 0.375 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.243      ; 0.702      ;
; 0.378 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.243      ; 0.705      ;
; 0.386 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.509      ;
; 0.409 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.260      ; 0.753      ;
; 0.414 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|sda_out                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.260      ; 0.758      ;
; 0.419 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.541      ;
; 0.423 ; i2c_dri:i2c_dri_inst|wr_flag                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.035      ; 0.542      ;
; 0.424 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.260      ; 0.768      ;
; 0.429 ; i2c_dri:i2c_dri_inst|wr_flag                          ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.035      ; 0.548      ;
; 0.430 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.043      ; 0.557      ;
; 0.431 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]                ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.036      ; 0.551      ;
; 0.439 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16              ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.561      ;
; 0.443 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]               ; i2c_dri:i2c_dri_inst|addr_t[7]                ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.566      ;
; 0.446 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.452 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.458 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.580      ;
; 0.459 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.581      ;
; 0.462 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.584      ;
; 0.464 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.468 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.591      ;
; 0.469 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.243      ; 0.796      ;
; 0.470 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.592      ;
; 0.472 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.271      ; 0.827      ;
; 0.475 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.597      ;
; 0.475 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.597      ;
; 0.478 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.600      ;
; 0.478 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.600      ;
; 0.479 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.601      ;
; 0.480 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.602      ;
; 0.487 ; i2c_dri:i2c_dri_inst|scl                              ; i2c_dri:i2c_dri_inst|scl                      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.609      ;
; 0.488 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.610      ;
; 0.489 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.611      ;
; 0.490 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; i2c_dri:i2c_dri_inst|st_done                          ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.612      ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.147 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.150 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.152 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.155 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.477      ;
; 0.157 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.169 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.173 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.495      ;
; 0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.490      ;
; 0.206 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.491      ;
; 0.209 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.217 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.225 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.229 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.514      ;
; 0.234 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.519      ;
; 0.241 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.361      ;
; 0.244 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.364      ;
; 0.252 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.255 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.578      ;
; 0.260 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.585      ;
; 0.262 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.269 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.284 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.608      ;
; 0.285 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.295 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.624      ;
; 0.297 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.623      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                            ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.207 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|x_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|y_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[9]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[17]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.333      ;
; 0.252 ; servo_dri:servo_dri_inst|coor_valid_flag_r ; servo_dri:servo_dri_inst|coor_valid_flag_pos ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.373      ;
; 0.296 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.427      ;
; 0.302 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.431      ;
; 0.302 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.431      ;
; 0.303 ; servo_dri:servo_dri_inst|x_duty_cycle[17]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.432      ;
; 0.304 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; servo_dri:servo_dri_inst|period_cnt[15]    ; servo_dri:servo_dri_inst|period_cnt[15]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; servo_dri:servo_dri_inst|period_cnt[13]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[11]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[1]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; servo_dri:servo_dri_inst|y_duty_cycle[15]  ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; servo_dri:servo_dri_inst|y_duty_cycle[17]  ; servo_dri:servo_dri_inst|y_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; servo_dri:servo_dri_inst|y_duty_cycle[14]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; servo_dri:servo_dri_inst|period_cnt[5]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.441      ;
; 0.343 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[6]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.464      ;
; 0.349 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|y_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.469      ;
; 0.350 ; servo_dri:servo_dri_inst|period_cnt[20]    ; servo_dri:servo_dri_inst|x_pwm               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.470      ;
; 0.358 ; servo_dri:servo_dri_inst|x_duty_cycle[12]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.487      ;
; 0.358 ; servo_dri:servo_dri_inst|x_duty_cycle[2]   ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.487      ;
; 0.368 ; servo_dri:servo_dri_inst|x_duty_cycle[13]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.497      ;
; 0.375 ; servo_dri:servo_dri_inst|x_duty_cycle[14]  ; servo_dri:servo_dri_inst|x_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.504      ;
; 0.382 ; servo_dri:servo_dri_inst|y_duty_cycle[16]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.502      ;
; 0.382 ; servo_dri:servo_dri_inst|period_cnt[10]    ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.502      ;
; 0.398 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[0]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.519      ;
; 0.445 ; servo_dri:servo_dri_inst|x_duty_cycle[8]   ; servo_dri:servo_dri_inst|x_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; servo_dri:servo_dri_inst|x_duty_cycle[3]   ; servo_dri:servo_dri_inst|x_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.574      ;
; 0.453 ; servo_dri:servo_dri_inst|y_duty_cycle[6]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; servo_dri:servo_dri_inst|period_cnt[11]    ; servo_dri:servo_dri_inst|period_cnt[12]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; servo_dri:servo_dri_inst|y_duty_cycle[4]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.584      ;
; 0.455 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.584      ;
; 0.455 ; servo_dri:servo_dri_inst|period_cnt[9]     ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; servo_dri:servo_dri_inst|period_cnt[7]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; servo_dri:servo_dri_inst|x_duty_cycle[6]   ; servo_dri:servo_dri_inst|x_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.046      ; 0.587      ;
; 0.457 ; servo_dri:servo_dri_inst|period_cnt[3]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; servo_dri:servo_dri_inst|x_duty_cycle[11]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.587      ;
; 0.458 ; servo_dri:servo_dri_inst|period_cnt[1]     ; servo_dri:servo_dri_inst|period_cnt[2]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; servo_dri:servo_dri_inst|x_duty_cycle[0]   ; servo_dri:servo_dri_inst|x_duty_cycle[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.588      ;
; 0.459 ; servo_dri:servo_dri_inst|x_duty_cycle[1]   ; servo_dri:servo_dri_inst|x_duty_cycle[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.588      ;
; 0.459 ; servo_dri:servo_dri_inst|x_duty_cycle[10]  ; servo_dri:servo_dri_inst|x_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.588      ;
; 0.459 ; servo_dri:servo_dri_inst|y_duty_cycle[15]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; servo_dri:servo_dri_inst|x_duty_cycle[16]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.589      ;
; 0.461 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.590      ;
; 0.461 ; servo_dri:servo_dri_inst|y_duty_cycle[10]  ; servo_dri:servo_dri_inst|y_duty_cycle[11]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; servo_dri:servo_dri_inst|period_cnt[16]    ; servo_dri:servo_dri_inst|period_cnt[16]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; servo_dri:servo_dri_inst|x_duty_cycle[15]  ; servo_dri:servo_dri_inst|x_duty_cycle[17]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.593      ;
; 0.464 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; servo_dri:servo_dri_inst|period_cnt[12]    ; servo_dri:servo_dri_inst|period_cnt[13]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; servo_dri:servo_dri_inst|y_duty_cycle[11]  ; servo_dri:servo_dri_inst|y_duty_cycle[12]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; servo_dri:servo_dri_inst|period_cnt[4]     ; servo_dri:servo_dri_inst|period_cnt[5]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; servo_dri:servo_dri_inst|y_duty_cycle[8]   ; servo_dri:servo_dri_inst|y_duty_cycle[10]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; servo_dri:servo_dri_inst|period_cnt[6]     ; servo_dri:servo_dri_inst|period_cnt[6]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; servo_dri:servo_dri_inst|y_duty_cycle[7]   ; servo_dri:servo_dri_inst|y_duty_cycle[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[3]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; servo_dri:servo_dri_inst|y_duty_cycle[5]   ; servo_dri:servo_dri_inst|y_duty_cycle[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; servo_dri:servo_dri_inst|y_duty_cycle[3]   ; servo_dri:servo_dri_inst|y_duty_cycle[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; servo_dri:servo_dri_inst|period_cnt[6]     ; servo_dri:servo_dri_inst|period_cnt[7]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; servo_dri:servo_dri_inst|period_cnt[18]    ; servo_dri:servo_dri_inst|period_cnt[20]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; servo_dri:servo_dri_inst|period_cnt[2]     ; servo_dri:servo_dri_inst|period_cnt[4]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.592      ;
; 0.473 ; servo_dri:servo_dri_inst|y_duty_cycle[14]  ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; servo_dri:servo_dri_inst|period_cnt[6]     ; servo_dri:servo_dri_inst|period_cnt[8]       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.594      ;
; 0.475 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; servo_dri:servo_dri_inst|y_duty_cycle[12]  ; servo_dri:servo_dri_inst|y_duty_cycle[14]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; servo_dri:servo_dri_inst|y_duty_cycle[14]  ; servo_dri:servo_dri_inst|y_duty_cycle[16]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.596      ;
; 0.478 ; servo_dri:servo_dri_inst|y_duty_cycle[13]  ; servo_dri:servo_dri_inst|y_duty_cycle[15]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.598      ;
; 0.481 ; servo_dri:servo_dri_inst|period_cnt[8]     ; servo_dri:servo_dri_inst|period_cnt[10]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.602      ;
; 0.501 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[18]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.622      ;
; 0.501 ; servo_dri:servo_dri_inst|period_cnt[0]     ; servo_dri:servo_dri_inst|period_cnt[16]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.622      ;
; 0.506 ; servo_dri:servo_dri_inst|x_duty_cycle[12]  ; servo_dri:servo_dri_inst|x_duty_cycle[13]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.635      ;
+-------+--------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.979 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.209     ; 1.247      ;
; -0.979 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.209     ; 1.247      ;
; -0.979 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.209     ; 1.247      ;
; -0.977 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag       ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.208     ; 1.246      ;
; -0.977 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.208     ; 1.246      ;
; -0.977 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.208     ; 1.246      ;
; -0.971 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.247      ;
; -0.971 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.247      ;
; -0.971 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.247      ;
; -0.971 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.247      ;
; -0.971 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.201     ; 1.247      ;
; -0.961 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.246      ;
; -0.961 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.246      ;
; -0.961 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.246      ;
; -0.961 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.246      ;
; -0.961 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.246      ;
; -0.961 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.246      ;
; -0.961 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.246      ;
; -0.936 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.086     ; 1.327      ;
; -0.935 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.105     ; 1.307      ;
; -0.932 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.125     ; 1.284      ;
; -0.928 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.095     ; 1.310      ;
; -0.928 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.095     ; 1.310      ;
; -0.922 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.207      ;
; -0.922 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.207      ;
; -0.922 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.207      ;
; -0.922 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.207      ;
; -0.922 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.207      ;
; -0.922 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.207      ;
; -0.922 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.207      ;
; -0.922 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.192     ; 1.207      ;
; -0.917 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.110     ; 1.284      ;
; -0.917 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.110     ; 1.284      ;
; 0.193  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.975      ; 1.679      ;
; 0.193  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.975      ; 1.679      ;
; 0.193  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.975      ; 1.679      ;
; 0.195  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 1.678      ;
; 0.195  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 1.678      ;
; 0.195  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 1.678      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.679      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.679      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.679      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.679      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.679      ;
; 0.211  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.678      ;
; 0.211  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.678      ;
; 0.211  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.678      ;
; 0.211  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.678      ;
; 0.211  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.678      ;
; 0.211  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.678      ;
; 0.211  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.678      ;
; 0.232  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.059      ; 1.724      ;
; 0.234  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.079      ; 1.742      ;
; 0.236  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.098      ; 1.759      ;
; 0.241  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.975      ; 1.631      ;
; 0.241  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.975      ; 1.631      ;
; 0.241  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.975      ; 1.631      ;
; 0.243  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 1.630      ;
; 0.243  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 1.630      ;
; 0.243  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.976      ; 1.630      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.645      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.645      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.645      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.645      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.645      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.089      ; 1.742      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.645      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.645      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.645      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.089      ; 1.742      ;
; 0.247  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.074      ; 1.724      ;
; 0.247  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.074      ; 1.724      ;
; 0.249  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.631      ;
; 0.249  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.631      ;
; 0.249  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.631      ;
; 0.249  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.631      ;
; 0.249  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.983      ; 1.631      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.630      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.630      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.630      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.630      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.630      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.630      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.630      ;
; 0.284  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.098      ; 1.711      ;
; 0.285  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.079      ; 1.691      ;
; 0.288  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.059      ; 1.668      ;
; 0.292  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.089      ; 1.694      ;
; 0.292  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.089      ; 1.694      ;
; 0.298  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.591      ;
; 0.298  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.591      ;
; 0.298  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.591      ;
; 0.298  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.591      ;
; 0.298  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.591      ;
; 0.298  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.591      ;
; 0.298  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.591      ;
; 0.298  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.992      ; 1.591      ;
; 0.303  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.975      ; 1.569      ;
; 0.303  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.975      ; 1.569      ;
; 0.303  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.975      ; 1.569      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.124 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.463      ; 1.074      ;
; -0.124 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.463      ; 1.074      ;
; -0.124 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.463      ; 1.074      ;
; -0.111 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.064      ;
; -0.111 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.064      ;
; -0.111 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.064      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.088 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.466      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.087 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.041      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; -0.069 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.467      ; 1.023      ;
; 1.026  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.647      ; 1.528      ;
; 1.026  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.647      ; 1.528      ;
; 1.026  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.647      ; 1.528      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.508      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.508      ;
; 1.049  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.508      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.503      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.498      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.475      ;
; 1.085  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.647      ; 1.469      ;
; 1.085  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.647      ; 1.469      ;
; 1.085  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.647      ; 1.469      ;
; 1.108  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.449      ;
; 1.108  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.449      ;
; 1.108  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.449      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.113  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.650      ; 1.444      ;
; 1.119  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.439      ;
; 1.119  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.439      ;
; 1.119  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.439      ;
; 1.119  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.439      ;
; 1.119  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 1.651      ; 1.439      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.801 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.286      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.783 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.782 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.304      ;
; -0.766 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.320      ;
; -0.766 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.320      ;
; -0.766 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.320      ;
; -0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.929      ; 1.335      ;
; -0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.929      ; 1.335      ;
; -0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.929      ; 1.335      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.346      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.722 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.364      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.386      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.385      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.385      ;
; -0.701 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.932      ; 1.385      ;
; -0.688 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.929      ; 1.395      ;
; -0.688 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.929      ; 1.395      ;
; -0.688 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.929      ; 1.395      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
; -0.683 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 1.933      ; 1.404      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.034 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 1.541      ;
; 0.034 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 1.541      ;
; 0.035 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.328      ; 1.527      ;
; 0.035 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.328      ; 1.527      ;
; 0.037 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 1.554      ;
; 0.044 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.451      ;
; 0.044 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.451      ;
; 0.044 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.451      ;
; 0.044 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.451      ;
; 0.044 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.451      ;
; 0.044 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.451      ;
; 0.044 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.451      ;
; 0.044 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.451      ;
; 0.048 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.333      ; 1.545      ;
; 0.050 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.313      ; 1.527      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.476      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.476      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.476      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.476      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.476      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.476      ;
; 0.069 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.476      ;
; 0.080 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.477      ;
; 0.080 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.477      ;
; 0.080 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.477      ;
; 0.080 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.477      ;
; 0.080 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.477      ;
; 0.086 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.226      ; 1.476      ;
; 0.086 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.226      ; 1.476      ;
; 0.086 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.226      ; 1.476      ;
; 0.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.224      ; 1.477      ;
; 0.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.224      ; 1.477      ;
; 0.089 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.224      ; 1.477      ;
; 0.105 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 1.612      ;
; 0.105 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 1.612      ;
; 0.105 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.328      ; 1.597      ;
; 0.105 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.328      ; 1.597      ;
; 0.108 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 1.625      ;
; 0.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.522      ;
; 0.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.522      ;
; 0.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.522      ;
; 0.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.522      ;
; 0.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.522      ;
; 0.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.522      ;
; 0.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.522      ;
; 0.115 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.522      ;
; 0.119 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.333      ; 1.616      ;
; 0.120 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.313      ; 1.597      ;
; 0.140 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.547      ;
; 0.140 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.547      ;
; 0.140 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.547      ;
; 0.140 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.547      ;
; 0.140 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.547      ;
; 0.140 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.547      ;
; 0.140 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.547      ;
; 0.144 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 1.651      ;
; 0.144 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.343      ; 1.651      ;
; 0.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.328      ; 1.637      ;
; 0.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.328      ; 1.637      ;
; 0.147 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.353      ; 1.664      ;
; 0.151 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.548      ;
; 0.151 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.548      ;
; 0.151 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.548      ;
; 0.151 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.548      ;
; 0.151 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.548      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.561      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.561      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.561      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.561      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.561      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.561      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.561      ;
; 0.154 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.561      ;
; 0.157 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.226      ; 1.547      ;
; 0.157 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.226      ; 1.547      ;
; 0.157 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.226      ; 1.547      ;
; 0.158 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.333      ; 1.655      ;
; 0.160 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.313      ; 1.637      ;
; 0.160 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.224      ; 1.548      ;
; 0.160 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.224      ; 1.548      ;
; 0.160 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.224      ; 1.548      ;
; 0.179 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.586      ;
; 0.179 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.586      ;
; 0.179 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.586      ;
; 0.179 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.586      ;
; 0.179 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.586      ;
; 0.179 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.586      ;
; 0.179 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.243      ; 1.586      ;
; 0.190 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.587      ;
; 0.190 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.587      ;
; 0.190 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.587      ;
; 0.190 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.587      ;
; 0.190 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.233      ; 1.587      ;
; 0.196 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.226      ; 1.586      ;
; 0.196 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.226      ; 1.586      ;
; 0.196 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.226      ; 1.586      ;
; 0.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.224      ; 1.587      ;
; 0.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.224      ; 1.587      ;
; 0.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.224      ; 1.587      ;
; 1.600 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; -0.500       ; 0.011      ; 1.225      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; -0.335 ; -0.105       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -0.335 ; -0.105       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -0.333 ; -0.103       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -0.330 ; -0.100       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -0.330 ; -0.100       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -0.328 ; -0.098       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -0.310 ; -0.126       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -0.309 ; -0.125       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -0.299 ; -0.115       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -0.299 ; -0.115       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -0.280 ; -0.096       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -0.280 ; -0.096       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -0.280 ; -0.096       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -0.280 ; -0.096       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -0.280 ; -0.096       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -0.280 ; -0.096       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -0.280 ; -0.096       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; -0.279 ; -0.095       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -0.279 ; -0.095       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -0.279 ; -0.095       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -0.279 ; -0.095       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                       ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|monoc         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[18]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[19]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[20]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[21]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[22]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[23]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[24]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[25]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[26]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[27]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[28]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[29]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[30]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[31]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[18]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[19]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[20]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[21]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[22]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[23]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[24]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[25]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[26]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[27]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[28]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[29]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[30]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[31]    ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|scl                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_dir                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg          ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0    ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9] ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                      ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                      ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                      ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[9]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                  ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                             ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------+
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]                      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]                      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]                      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]                      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]                      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]                      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]                      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]                      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[8]                       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]                       ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[0]                       ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]                       ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]                       ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[3]                       ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[4]                       ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[5]                       ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[6]                       ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[7]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_pos                   ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|coor_valid_flag_r                     ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[10]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[11]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[12]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[13]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[14]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[15]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[16]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[18]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[19]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[20]                        ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm                                 ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[0]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[10]                      ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[11]                      ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[12]                      ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[13]                      ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[14]                      ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[15]                      ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[16]                      ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[17]                      ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[1]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[2]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[3]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[4]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[5]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[6]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[7]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[8]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[9]                       ;
; 9.263 ; 9.447        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_pwm                                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[0]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[17]                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[1]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[2]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[3]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[4]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[5]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[6]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[7]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[8]                         ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|period_cnt[9]                         ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[10]|clk                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[11]|clk                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[12]|clk                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[13]|clk                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[14]|clk                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[15]|clk                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[16]|clk                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[17]|clk                            ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[8]|clk                             ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[9]|clk                             ;
; 9.420 ; 9.420        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[0]|clk                             ;
; 9.420 ; 9.420        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[1]|clk                             ;
; 9.420 ; 9.420        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[2]|clk                             ;
; 9.420 ; 9.420        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[3]|clk                             ;
; 9.420 ; 9.420        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[4]|clk                             ;
; 9.420 ; 9.420        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[5]|clk                             ;
; 9.420 ; 9.420        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[6]|clk                             ;
; 9.420 ; 9.420        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_duty_cycle[7]|clk                             ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|coor_valid_flag_pos|clk                         ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|coor_valid_flag_r|clk                           ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[10]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[11]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[12]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[13]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[14]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[15]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[16]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[18]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[19]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|period_cnt[20]|clk                              ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|x_pwm|clk                                       ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|y_duty_cycle[0]|clk                             ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|y_duty_cycle[10]|clk                            ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|y_duty_cycle[11]|clk                            ;
; 9.443 ; 9.443        ; 0.000          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri_inst|y_duty_cycle[12]|clk                            ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.798  ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.799  ; 10.015       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 1.885 ; 2.757 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 1.483 ; 2.311 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 1.340 ; 2.157 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 1.748 ; 2.587 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 1.448 ; 2.283 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 1.885 ; 2.757 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 1.383 ; 2.215 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 1.406 ; 2.207 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 1.232 ; 1.981 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 2.023 ; 2.882 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 1.136 ; 1.896 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.465 ; 1.056 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.322 ; 0.908 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.465 ; 1.056 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.352 ; 0.950 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.436 ; 1.031 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 2.508 ; 3.272 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.312 ; 3.105 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.422 ; 3.192 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 2.264 ; 3.024 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.193 ; 2.953 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.151 ; 2.893 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 2.261 ; 3.018 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.224 ; 3.016 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.508 ; 3.272 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.448 ; 3.231 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.252 ; 3.006 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.353 ; 3.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.168 ; 2.890 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.267 ; 3.024 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.271 ; 3.033 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.264 ; 3.017 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.361 ; 3.107 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 2.619 ; 2.978 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 3.342 ; 4.166 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 3.342 ; 4.166 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 3.054 ; 3.859 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 3.086 ; 3.858 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -0.930 ; -1.670 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -1.262 ; -2.073 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -1.122 ; -1.911 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -1.025 ; -1.804 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -1.180 ; -1.983 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -1.077 ; -1.880 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -1.164 ; -1.966 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -0.994 ; -1.741 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -0.930 ; -1.670 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -1.021 ; -1.797 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -0.930 ; -1.675 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.924  ; 0.420  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.924  ; 0.420  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.794  ; 0.299  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.896  ; 0.399  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.327  ; -0.198 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -1.780 ; -2.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -1.939 ; -2.721 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -2.051 ; -2.807 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -1.900 ; -2.646 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -1.822 ; -2.575 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -1.780 ; -2.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -1.896 ; -2.639 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -1.849 ; -2.624 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -2.139 ; -2.895 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -2.076 ; -2.845 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -1.888 ; -2.629 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -1.990 ; -2.738 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -1.812 ; -2.528 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -1.903 ; -2.646 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -1.906 ; -2.655 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -1.900 ; -2.640 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -1.997 ; -2.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -2.234 ; -2.607 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -2.546 ; -3.346 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -2.786 ; -3.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -2.546 ; -3.350 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -2.575 ; -3.346 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.817  ; 3.704  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.218  ; 4.088  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.732  ; 4.921  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.154  ; 6.060  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.999  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.450  ; 4.594  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.242  ; 4.365  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.333  ; 4.455  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.368  ; 4.502  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.450  ; 4.594  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.363  ; 4.499  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.012  ; 4.091  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.179  ; 4.280  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.161  ; 4.255  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.267  ; 4.403  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.221  ; 4.348  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.248  ; 4.364  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.881  ; 3.949  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.863  ; 3.927  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.900  ; 3.970  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.031  ; 4.122  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.122  ; 4.242  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.673  ; 5.491  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 3.194  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 4.392  ; 4.003  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 2.689  ; 2.553  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 2.493  ; 2.401  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 2.277  ; 2.198  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 2.391  ; 2.308  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 2.250  ; 2.177  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 2.765  ; 2.651  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 2.103  ; 2.037  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 2.425  ; 2.268  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 2.424  ; 2.278  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 2.427  ; 2.276  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 4.392  ; 4.003  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 2.402  ; 2.250  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 2.268  ; 2.127  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 2.339  ; 2.250  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 2.339  ; 2.250  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 2.095  ; 2.026  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 2.331  ; 2.193  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 1.937  ; 2.048  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 2.000  ; 1.963  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 3.850  ; 4.221  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.029  ; 2.079  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.105  ; 2.172  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.838  ; 1.881  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.094  ; 2.163  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.105  ; 2.180  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.850  ; 4.221  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.033  ; 2.087  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.935  ; 1.984  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.332  ; 2.501  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.087  ; 2.161  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.212  ; 2.356  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.168  ; 2.306  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.211  ; 2.360  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.193  ; 2.336  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.093  ; 2.219  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.174  ; 2.312  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 2.167  ; 2.090  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 2.155  ; 2.083  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; -0.586 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; -0.543 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 3.556  ; 3.706  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 4.113  ; 4.317  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 3.544  ; 3.688  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.678  ; 3.570  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.063  ; 3.938  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.559  ; 4.741  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.822  ; 4.762  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.901  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.724  ; 3.786  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.088  ; 4.206  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.175  ; 4.292  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.210  ; 4.337  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.287  ; 4.426  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.204  ; 4.335  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.867  ; 3.943  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.027  ; 4.124  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.010  ; 4.100  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.112  ; 4.243  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.068  ; 4.190  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.094  ; 4.205  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.741  ; 3.806  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.724  ; 3.786  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.760  ; 3.827  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.886  ; 3.973  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.972  ; 4.088  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.920  ; 4.832  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 3.088  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 1.840  ; 1.776  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 2.401  ; 2.270  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 2.211  ; 2.123  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 2.004  ; 1.928  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 2.114  ; 2.034  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 1.979  ; 1.909  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 2.475  ; 2.365  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 1.840  ; 1.776  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 2.154  ; 2.001  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 2.154  ; 2.011  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 2.156  ; 2.008  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 4.119  ; 3.733  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 2.132  ; 1.983  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 2.003  ; 1.865  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 1.831  ; 1.765  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 2.065  ; 1.979  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 1.831  ; 1.765  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 2.064  ; 1.928  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 1.681  ; 1.792  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 1.739  ; 1.703  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 1.582  ; 1.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.767  ; 1.815  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.840  ; 1.904  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.582  ; 1.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.828  ; 1.894  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.839  ; 1.911  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.585  ; 3.954  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.769  ; 1.821  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.677  ; 1.725  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.061  ; 2.226  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.822  ; 1.893  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 1.946  ; 2.087  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 1.903  ; 2.039  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 1.944  ; 2.090  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 1.927  ; 2.068  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 1.831  ; 1.955  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 1.909  ; 2.045  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 1.900  ; 1.826  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 1.888  ; 1.818  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; -0.821 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; -0.779 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 2.520  ; 2.666  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 3.974  ; 4.169  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 3.428  ; 3.567  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.457 ; 3.430 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.177 ; 4.150 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.499 ; 4.472 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.594 ; 4.567 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.594 ; 4.567 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.620 ; 4.593 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.620 ; 4.593 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.177 ; 4.150 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.214 ; 4.187 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.214 ; 4.187 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.499 ; 4.472 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.392 ; 4.365 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.499 ; 4.472 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.198 ; 4.171 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.198 ; 4.171 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.193 ; 4.166 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.193 ; 4.166 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.177 ; 4.150 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 2.332 ; 2.312 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.567 ; 2.540 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.645 ; 2.625 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 2.674 ; 2.654 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.512 ; 2.492 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.347 ; 2.327 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.460 ; 4.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.567 ; 2.540 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.512 ; 2.492 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.766 ; 2.807 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.332 ; 2.312 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.421 ; 2.462 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.571 ; 2.612 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.421 ; 2.462 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.421 ; 2.462 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.436 ; 2.477 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.436 ; 2.477 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.333 ; 3.306 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.026 ; 3.999 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.335 ; 4.308 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.426 ; 4.399 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.426 ; 4.399 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.451 ; 4.424 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.451 ; 4.424 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.026 ; 3.999 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.061 ; 4.034 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.061 ; 4.034 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.335 ; 4.308 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.233 ; 4.206 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.335 ; 4.308 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.046 ; 4.019 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.046 ; 4.019 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.041 ; 4.014 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.041 ; 4.014 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.026 ; 3.999 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 2.065 ; 2.045 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.283 ; 2.256 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.365 ; 2.345 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 2.393 ; 2.373 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.237 ; 2.217 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.079 ; 2.059 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.179 ; 4.455 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.283 ; 2.256 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.237 ; 2.217 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.485 ; 2.526 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.065 ; 2.045 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.154 ; 2.195 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.298 ; 2.339 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.154 ; 2.195 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.154 ; 2.195 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.168 ; 2.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.168 ; 2.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.520     ; 3.547     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.240     ; 4.267     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.619     ; 4.646     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.728     ; 4.755     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.728     ; 4.755     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.754     ; 4.781     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.754     ; 4.781     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.240     ; 4.267     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.282     ; 4.309     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.282     ; 4.309     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.619     ; 4.646     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.491     ; 4.518     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.619     ; 4.646     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.266     ; 4.293     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.266     ; 4.293     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.260     ; 4.287     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.260     ; 4.287     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.240     ; 4.267     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 2.402     ; 2.422     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.651     ; 2.678     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.758     ; 2.778     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 2.790     ; 2.810     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.606     ; 2.626     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.421     ; 2.441     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.876     ; 4.600     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.651     ; 2.678     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.606     ; 2.626     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.933     ; 2.892     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.402     ; 2.422     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.552     ; 2.511     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.726     ; 2.685     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.552     ; 2.511     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.552     ; 2.511     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.570     ; 2.529     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.570     ; 2.529     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                     ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.392     ; 3.419     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.085     ; 4.112     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.449     ; 4.476     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.553     ; 4.580     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.553     ; 4.580     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.579     ; 4.606     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.579     ; 4.606     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.085     ; 4.112     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.126     ; 4.153     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.126     ; 4.153     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.449     ; 4.476     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.326     ; 4.353     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.449     ; 4.476     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.110     ; 4.137     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.110     ; 4.137     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.105     ; 4.132     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.105     ; 4.132     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.085     ; 4.112     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 2.131     ; 2.151     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.363     ; 2.390     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.473     ; 2.493     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 2.504     ; 2.524     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.327     ; 2.347     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.149     ; 2.169     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.589     ; 4.313     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.363     ; 2.390     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.327     ; 2.347     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.647     ; 2.606     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.131     ; 2.151     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.281     ; 2.240     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.448     ; 2.407     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.281     ; 2.240     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.281     ; 2.240     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.299     ; 2.258     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.299     ; 2.258     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                             ; -161.154  ; -1.447 ; -2.468   ; -1.316  ; -3.201              ;
;  cam_pclk                                                    ; -3.048    ; -1.447 ; -2.468   ; 0.034   ; -3.201              ;
;  i2c_dri:i2c_dri_inst|dri_clk                                ; -4.154    ; 0.136  ; N/A      ; N/A     ; -1.487              ;
;  lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -6.644    ; -1.235 ; -0.679   ; -1.316  ; -3.201              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -5.234    ; 0.147  ; N/A      ; N/A     ; 4.671               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.196    ; -0.270 ; N/A      ; N/A     ; 9.717               ;
;  sys_clk                                                     ; -161.154  ; 0.207  ; N/A      ; N/A     ; 9.236               ;
; Design-wide TNS                                              ; -6770.609 ; -6.52  ; -103.559 ; -49.841 ; -931.171            ;
;  cam_pclk                                                    ; -99.720   ; -1.774 ; -79.001  ; 0.000   ; -129.270            ;
;  i2c_dri:i2c_dri_inst|dri_clk                                ; -222.573  ; 0.000  ; N/A      ; N/A     ; -132.343            ;
;  lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1341.629 ; -4.453 ; -24.558  ; -49.841 ; -669.558            ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -19.417   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.391    ; -0.539 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                     ; -5086.879 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 4.126 ; 4.410 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 3.169 ; 3.421 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 2.767 ; 3.126 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 3.868 ; 4.037 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 3.012 ; 3.313 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 4.126 ; 4.410 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 2.821 ; 3.199 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 2.936 ; 3.129 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 2.516 ; 2.822 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 4.505 ; 4.657 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 2.247 ; 2.516 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.289 ; 1.366 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.985 ; 1.002 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.289 ; 1.366 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.084 ; 1.156 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.252 ; 1.331 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 5.272 ; 5.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.812 ; 5.105 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.062 ; 5.289 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.774 ; 4.995 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.587 ; 4.846 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.480 ; 4.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.751 ; 4.981 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.609 ; 4.851 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 5.272 ; 5.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.129 ; 5.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.699 ; 4.953 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.989 ; 5.231 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.507 ; 4.801 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.748 ; 4.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.786 ; 5.014 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.691 ; 4.952 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.971 ; 5.213 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 5.338 ; 5.658 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 7.113 ; 7.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 7.113 ; 7.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 6.392 ; 6.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 6.581 ; 6.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -0.930 ; -1.592 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -1.262 ; -2.073 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -1.122 ; -1.911 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -1.025 ; -1.804 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -1.180 ; -1.983 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -1.077 ; -1.880 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -1.164 ; -1.966 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -0.994 ; -1.741 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -0.930 ; -1.592 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -1.021 ; -1.797 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -0.930 ; -1.595 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.195  ; 1.961  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.195  ; 1.961  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.885  ; 1.654  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.087  ; 1.859  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.609  ; 0.469  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -1.780 ; -2.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -1.939 ; -2.721 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -2.051 ; -2.807 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -1.900 ; -2.646 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -1.822 ; -2.575 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -1.780 ; -2.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -1.896 ; -2.639 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -1.849 ; -2.624 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -2.139 ; -2.895 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -2.076 ; -2.845 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -1.888 ; -2.629 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -1.990 ; -2.738 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -1.812 ; -2.528 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -1.903 ; -2.646 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -1.906 ; -2.655 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -1.900 ; -2.640 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -1.997 ; -2.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -2.234 ; -2.607 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -2.546 ; -3.346 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -2.786 ; -3.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -2.546 ; -3.350 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -2.575 ; -3.346 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.598  ; 7.737  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.438  ; 8.607  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.404 ; 10.213 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 13.334 ; 13.513 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.414  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.801  ; 9.596  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.263  ; 9.153  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.489  ; 9.305  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.587  ; 9.384  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.801  ; 9.596  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.552  ; 9.407  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.774  ; 8.634  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.156  ; 8.986  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.102  ; 8.935  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.345  ; 9.242  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.259  ; 9.132  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.424  ; 9.225  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.459  ; 8.357  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.425  ; 8.326  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.491  ; 8.392  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.814  ; 8.682  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.998  ; 8.930  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 12.014 ; 12.268 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 6.324  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 7.935  ; 7.831  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 5.664  ; 5.753  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 5.259  ; 5.436  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.839  ; 4.920  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 5.044  ; 5.172  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 4.769  ; 4.853  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.717  ; 5.917  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 4.454  ; 4.503  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 5.005  ; 5.067  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 4.985  ; 5.057  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.994  ; 5.083  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 7.935  ; 7.831  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 4.956  ; 5.014  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 4.698  ; 4.729  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 4.955  ; 5.084  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 4.955  ; 5.084  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 4.469  ; 4.514  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.834  ; 4.925  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 4.286  ; 4.275  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 4.293  ; 4.384  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 7.476  ; 7.595  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.506  ; 4.435  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.729  ; 4.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.094  ; 4.066  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.762  ; 4.630  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.746  ; 4.656  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.476  ; 7.595  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.514  ; 4.451  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.337  ; 4.268  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.249  ; 5.179  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.708  ; 4.615  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.971  ; 4.879  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.869  ; 4.790  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.972  ; 4.882  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.942  ; 4.850  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.651  ; 4.604  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.872  ; 4.797  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.636  ; 4.729  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.617  ; 4.701  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 1.145  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 1.043  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 8.145  ; 7.957  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 8.903  ; 8.824  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 7.617  ; 7.604  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.678  ; 3.570  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.063  ; 3.938  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.559  ; 4.741  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.822  ; 4.762  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.901  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.724  ; 3.786  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.088  ; 4.206  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.175  ; 4.292  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.210  ; 4.337  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.287  ; 4.426  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.204  ; 4.335  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.867  ; 3.943  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.027  ; 4.124  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.010  ; 4.100  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.112  ; 4.243  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.068  ; 4.190  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.094  ; 4.205  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.741  ; 3.806  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.724  ; 3.786  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.760  ; 3.827  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.886  ; 3.973  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.972  ; 4.088  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.920  ; 4.832  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 3.088  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 1.840  ; 1.776  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 2.401  ; 2.270  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 2.211  ; 2.123  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 2.004  ; 1.928  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 2.114  ; 2.034  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 1.979  ; 1.909  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 2.475  ; 2.365  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 1.840  ; 1.776  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 2.154  ; 2.001  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 2.154  ; 2.011  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 2.156  ; 2.008  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 4.119  ; 3.733  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 2.132  ; 1.983  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 2.003  ; 1.865  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 1.831  ; 1.765  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 2.065  ; 1.979  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 1.831  ; 1.765  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 2.064  ; 1.928  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 1.681  ; 1.792  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 1.739  ; 1.703  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 1.582  ; 1.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.767  ; 1.815  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.840  ; 1.904  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.582  ; 1.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.828  ; 1.894  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.839  ; 1.911  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.585  ; 3.954  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.769  ; 1.821  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.677  ; 1.725  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.061  ; 2.226  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.822  ; 1.893  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 1.946  ; 2.087  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 1.903  ; 2.039  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 1.944  ; 2.090  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 1.927  ; 2.068  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 1.831  ; 1.955  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 1.909  ; 2.045  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 1.900  ; 1.826  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 1.888  ; 1.818  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; -0.821 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; -0.779 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 2.520  ; 2.666  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; x_pwm           ; sys_clk                                                     ; 3.974  ; 4.169  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 3.428  ; 3.567  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x_pwm          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_pwm          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; rx             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_sda        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_rst_n      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_pclk       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[2]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[3]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_href       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_vsync      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; x_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; y_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; x_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; y_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; x_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; y_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; cam_pclk                                                    ; cam_pclk                                                    ; 408          ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; cam_pclk                                                    ; 21           ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0            ; 0        ; 0        ; 2053     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0            ; 0        ; 11       ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 18781        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 22           ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 14           ; 0        ; 0        ; 0        ;
; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33           ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33           ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 5959         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 525          ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1            ; 1        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1            ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 119          ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; sys_clk                                                     ; sys_clk                                                     ; 7493         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; cam_pclk                                                    ; cam_pclk                                                    ; 408          ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; cam_pclk                                                    ; 21           ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0            ; 0        ; 0        ; 2053     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0            ; 0        ; 11       ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 18781        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 22           ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 14           ; 0        ; 0        ; 0        ;
; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33           ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33           ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 5959         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 525          ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1            ; 1        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1            ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 119          ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk                                                     ; > 2147483647 ; 0        ; 0        ; 0        ;
; sys_clk                                                     ; sys_clk                                                     ; 7493         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                             ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk                                                    ; 0        ; 33       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                                    ; 99       ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0        ; 39       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 117      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                              ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk                                                    ; 0        ; 33       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                                    ; 99       ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0        ; 39       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 117      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 1084  ; 1084 ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 124   ; 124  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Nov 23 16:07:11 2023
Info: Command: quartus_sta cmos_lcd -c cmos_lcd
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cmos_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m
    Info (332105): create_clock -period 1.000 -name i2c_dri:i2c_dri_inst|dri_clk i2c_dri:i2c_dri_inst|dri_clk
    Info (332105): create_clock -period 1.000 -name cam_pclk cam_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -161.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -161.154           -5086.879 sys_clk 
    Info (332119):    -6.644           -1341.629 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -5.234             -19.417 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.154            -222.573 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):    -3.048             -99.720 cam_pclk 
    Info (332119):    -0.196              -0.391 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.447              -1.774 cam_pclk 
    Info (332119):    -1.235              -4.453 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -0.147              -0.293 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.425               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     0.507               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -2.468
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.468             -79.001 cam_pclk 
    Info (332119):    -0.679             -24.558 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
Info (332146): Worst-case removal slack is -1.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.316             -49.841 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):     0.358               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -669.558 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -3.201            -129.270 cam_pclk 
    Info (332119):    -1.487            -132.343 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     4.690               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.744               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -146.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -146.550           -4626.986 sys_clk 
    Info (332119):    -6.227           -1237.602 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -4.630             -17.411 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.863            -203.258 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):    -2.782             -88.787 cam_pclk 
    Info (332119):     0.009               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.293              -1.538 cam_pclk 
    Info (332119):    -1.115              -3.983 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -0.270              -0.539 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.383               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.404               0.000 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     0.470               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -2.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.161             -68.769 cam_pclk 
    Info (332119):    -0.540             -18.881 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
Info (332146): Worst-case removal slack is -1.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.115             -41.986 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):     0.353               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -669.558 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -3.201            -129.270 cam_pclk 
    Info (332119):    -1.487            -132.343 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     4.671               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.717               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.754               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -69.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -69.241           -2185.059 sys_clk 
    Info (332119):    -2.294            -383.850 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -1.917              -6.851 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.262             -46.727 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):    -0.755              -7.888 cam_pclk 
    Info (332119):    -0.053              -0.105 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.824
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.824              -3.095 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -0.806              -1.178 cam_pclk 
    Info (332119):     0.056               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.136               0.000 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     0.147               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.207               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -0.979
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.979             -31.319 cam_pclk 
    Info (332119):    -0.124              -3.389 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
Info (332146): Worst-case removal slack is -0.801
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.801             -30.568 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):     0.034               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -109.647 cam_pclk 
    Info (332119):    -1.000            -418.000 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -1.000             -89.000 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     4.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.236               0.000 sys_clk 
    Info (332119):     9.797               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Thu Nov 23 16:07:17 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


