<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/regs.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - regs.h<span style="font-size: 80%;"> (source / <a href="regs.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">36</td>
            <td class="headerCovTableEntry">36</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Define per-register tables for data flow info and register allocation.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 1987-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : This file is part of GCC.
<span class="lineNum">       5 </span>            : 
<span class="lineNum">       6 </span>            : GCC is free software; you can redistribute it and/or modify it under
<span class="lineNum">       7 </span>            : the terms of the GNU General Public License as published by the Free
<span class="lineNum">       8 </span>            : Software Foundation; either version 3, or (at your option) any later
<span class="lineNum">       9 </span>            : version.
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : GCC is distributed in the hope that it will be useful, but WITHOUT ANY
<span class="lineNum">      12 </span>            : WARRANTY; without even the implied warranty of MERCHANTABILITY or
<span class="lineNum">      13 </span>            : FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
<span class="lineNum">      14 </span>            : for more details.
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      17 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      18 </span>            : &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : #ifndef GCC_REGS_H
<span class="lineNum">      21 </span>            : #define GCC_REGS_H
<span class="lineNum">      22 </span>            : 
<span class="lineNum">      23 </span>            : #define REG_BYTES(R) mode_size[(int) GET_MODE (R)]
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : /* When you only have the mode of a pseudo register before it has a hard
<span class="lineNum">      26 </span>            :    register chosen for it, this reports the size of each hard register
<span class="lineNum">      27 </span>            :    a pseudo in such a mode would get allocated to.  A target may
<span class="lineNum">      28 </span>            :    override this.  */
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span>            : #ifndef REGMODE_NATURAL_SIZE
<span class="lineNum">      31 </span>            : #define REGMODE_NATURAL_SIZE(MODE)      UNITS_PER_WORD
<span class="lineNum">      32 </span>            : #endif
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : /* Maximum register number used in this function, plus one.  */
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : extern int max_regno;
<span class="lineNum">      37 </span>            : 
<span class="lineNum">      38 </span>            : /* REG_N_REFS and REG_N_SETS are initialized by a call to
<span class="lineNum">      39 </span>            :    regstat_init_n_sets_and_refs from the current values of
<span class="lineNum">      40 </span>            :    DF_REG_DEF_COUNT and DF_REG_USE_COUNT.  REG_N_REFS and REG_N_SETS
<span class="lineNum">      41 </span>            :    should only be used if a pass need to change these values in some
<span class="lineNum">      42 </span>            :    magical way or the pass needs to have accurate values for these
<span class="lineNum">      43 </span>            :    and is not using incremental df scanning.
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span>            :    At the end of a pass that uses REG_N_REFS and REG_N_SETS, a call
<span class="lineNum">      46 </span>            :    should be made to regstat_free_n_sets_and_refs.
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            :    Local alloc seems to play pretty loose with these values.
<span class="lineNum">      49 </span>            :    REG_N_REFS is set to 0 if the register is used in an asm.
<span class="lineNum">      50 </span>            :    Furthermore, local_alloc calls regclass to hack both REG_N_REFS and
<span class="lineNum">      51 </span>            :    REG_N_SETS for three address insns.  Other passes seem to have
<span class="lineNum">      52 </span>            :    other special values.  */
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : /* Structure to hold values for REG_N_SETS (i) and REG_N_REFS (i). */
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : struct regstat_n_sets_and_refs_t
<span class="lineNum">      59 </span>            : {
<span class="lineNum">      60 </span>            :   int sets;                     /* # of times (REG n) is set */
<span class="lineNum">      61 </span>            :   int refs;                     /* # of times (REG n) is used or set */
<span class="lineNum">      62 </span>            : };
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span>            : extern struct regstat_n_sets_and_refs_t *regstat_n_sets_and_refs;
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span>            : /* Indexed by n, gives number of times (REG n) is used or set.  */
<span class="lineNum">      67 </span>            : static inline int
<span class="lineNum">      68 </span>            : REG_N_REFS (int regno)
<span class="lineNum">      69 </span>            : {
<span class="lineNum">      70 </span><span class="lineCov">    2342432 :   return regstat_n_sets_and_refs[regno].refs;</span>
<span class="lineNum">      71 </span>            : }
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : /* Indexed by n, gives number of times (REG n) is used or set.  */
<span class="lineNum">      74 </span>            : #define SET_REG_N_REFS(N,V) (regstat_n_sets_and_refs[N].refs = V)
<span class="lineNum">      75 </span>            : #define INC_REG_N_REFS(N,V) (regstat_n_sets_and_refs[N].refs += V)
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            : /* Indexed by n, gives number of times (REG n) is set.  */
<span class="lineNum">      78 </span>            : static inline int
<span class="lineNum">      79 </span>            : REG_N_SETS (int regno)
<span class="lineNum">      80 </span>            : {
<span class="lineNum">      81 </span><span class="lineCov">  446881629 :   return regstat_n_sets_and_refs[regno].sets;</span>
<span class="lineNum">      82 </span>            : }
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span>            : /* Indexed by n, gives number of times (REG n) is set.  */
<span class="lineNum">      85 </span>            : #define SET_REG_N_SETS(N,V) (regstat_n_sets_and_refs[N].sets = V)
<span class="lineNum">      86 </span>            : #define INC_REG_N_SETS(N,V) (regstat_n_sets_and_refs[N].sets += V)
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span>            : /* Given a REG, return TRUE if the reg is a PARM_DECL, FALSE otherwise.  */
<span class="lineNum">      89 </span>            : extern bool reg_is_parm_p (rtx);
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span>            : /* Functions defined in regstat.c.  */
<span class="lineNum">      92 </span>            : extern void regstat_init_n_sets_and_refs (void);
<span class="lineNum">      93 </span>            : extern void regstat_free_n_sets_and_refs (void);
<span class="lineNum">      94 </span>            : extern void regstat_compute_ri (void);
<span class="lineNum">      95 </span>            : extern void regstat_free_ri (void);
<span class="lineNum">      96 </span>            : extern bitmap regstat_get_setjmp_crosses (void);
<span class="lineNum">      97 </span>            : extern void regstat_compute_calls_crossed (void);
<span class="lineNum">      98 </span>            : extern void regstat_free_calls_crossed (void);
<span class="lineNum">      99 </span>            : extern void dump_reg_info (FILE *);
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span>            : /* Register information indexed by register number.  This structure is
<span class="lineNum">     102 </span>            :    initialized by calling regstat_compute_ri and is destroyed by
<span class="lineNum">     103 </span>            :    calling regstat_free_ri.  */
<span class="lineNum">     104 </span>            : struct reg_info_t
<span class="lineNum">     105 </span>            : {
<span class="lineNum">     106 </span>            :   int freq;                     /* # estimated frequency (REG n) is used or set */
<span class="lineNum">     107 </span>            :   int deaths;                   /* # of times (REG n) dies */
<span class="lineNum">     108 </span>            :   int calls_crossed;            /* # of calls (REG n) is live across */
<span class="lineNum">     109 </span>            :   int basic_block;              /* # of basic blocks (REG n) is used in */
<span class="lineNum">     110 </span>            : };
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span>            : extern struct reg_info_t *reg_info_p;
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span>            : /* The number allocated elements of reg_info_p.  */
<span class="lineNum">     115 </span>            : extern size_t reg_info_p_size;
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span>            : /* Estimate frequency of references to register N.  */
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            : #define REG_FREQ(N) (reg_info_p[N].freq)
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span>            : /* The weights for each insn varies from 0 to REG_FREQ_BASE.
<span class="lineNum">     122 </span>            :    This constant does not need to be high, as in infrequently executed
<span class="lineNum">     123 </span>            :    regions we want to count instructions equivalently to optimize for
<span class="lineNum">     124 </span>            :    size instead of speed.  */
<span class="lineNum">     125 </span>            : #define REG_FREQ_MAX 1000
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span>            : /* Compute register frequency from the BB frequency.  When optimizing for size,
<span class="lineNum">     128 </span>            :    or profile driven feedback is available and the function is never executed,
<span class="lineNum">     129 </span>            :    frequency is always equivalent.  Otherwise rescale the basic block
<span class="lineNum">     130 </span>            :    frequency.  */
<span class="lineNum">     131 </span>            : #define REG_FREQ_FROM_BB(bb) (optimize_function_for_size_p (cfun)             \
<span class="lineNum">     132 </span>            :                               ? REG_FREQ_MAX                                  \
<span class="lineNum">     133 </span>            :                               : ((bb)-&gt;count.to_frequency (cfun)           \
<span class="lineNum">     134 </span>            :                                 * REG_FREQ_MAX / BB_FREQ_MAX)                 \
<span class="lineNum">     135 </span>            :                               ? ((bb)-&gt;count.to_frequency (cfun)           \
<span class="lineNum">     136 </span>            :                                  * REG_FREQ_MAX / BB_FREQ_MAX)                \
<span class="lineNum">     137 </span>            :                               : 1)
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            : /* Indexed by N, gives number of insns in which register N dies.
<span class="lineNum">     140 </span>            :    Note that if register N is live around loops, it can die
<span class="lineNum">     141 </span>            :    in transitions between basic blocks, and that is not counted here.
<span class="lineNum">     142 </span>            :    So this is only a reliable indicator of how many regions of life there are
<span class="lineNum">     143 </span>            :    for registers that are contained in one basic block.  */
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span>            : #define REG_N_DEATHS(N) (reg_info_p[N].deaths)
<span class="lineNum">     146 </span>            : 
<span class="lineNum">     147 </span>            : /* Get the number of consecutive words required to hold pseudo-reg N.  */
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span>            : #define PSEUDO_REGNO_SIZE(N) \
<span class="lineNum">     150 </span>            :   ((GET_MODE_SIZE (PSEUDO_REGNO_MODE (N)) + UNITS_PER_WORD - 1)         \
<span class="lineNum">     151 </span>            :    / UNITS_PER_WORD)
<span class="lineNum">     152 </span>            : 
<span class="lineNum">     153 </span>            : /* Get the number of bytes required to hold pseudo-reg N.  */
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span>            : #define PSEUDO_REGNO_BYTES(N) \
<span class="lineNum">     156 </span>            :   GET_MODE_SIZE (PSEUDO_REGNO_MODE (N))
<span class="lineNum">     157 </span>            : 
<span class="lineNum">     158 </span>            : /* Get the machine mode of pseudo-reg N.  */
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span>            : #define PSEUDO_REGNO_MODE(N) GET_MODE (regno_reg_rtx[N])
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span>            : /* Indexed by N, gives number of CALL_INSNS across which (REG n) is live.  */
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span>            : #define REG_N_CALLS_CROSSED(N)  (reg_info_p[N].calls_crossed)
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span>            : /* Indexed by n, gives number of basic block that  (REG n) is used in.
<span class="lineNum">     167 </span>            :    If the value is REG_BLOCK_GLOBAL (-1),
<span class="lineNum">     168 </span>            :    it means (REG n) is used in more than one basic block.
<span class="lineNum">     169 </span>            :    REG_BLOCK_UNKNOWN (0) means it hasn't been seen yet so we don't know.
<span class="lineNum">     170 </span>            :    This information remains valid for the rest of the compilation
<span class="lineNum">     171 </span>            :    of the current function; it is used to control register allocation.  */
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span>            : #define REG_BLOCK_UNKNOWN 0
<span class="lineNum">     174 </span>            : #define REG_BLOCK_GLOBAL -1
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span>            : #define REG_BASIC_BLOCK(N) (reg_info_p[N].basic_block)
<span class="lineNum">     177 </span>            : 
<span class="lineNum">     178 </span>            : /* Vector of substitutions of register numbers,
<span class="lineNum">     179 </span>            :    used to map pseudo regs into hardware regs.
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span>            :    This can't be folded into reg_n_info without changing all of the
<span class="lineNum">     182 </span>            :    machine dependent directories, since the reload functions
<span class="lineNum">     183 </span>            :    in the machine dependent files access it.  */
<span class="lineNum">     184 </span>            : 
<span class="lineNum">     185 </span>            : extern short *reg_renumber;
<span class="lineNum">     186 </span>            : 
<span class="lineNum">     187 </span>            : /* Flag set by local-alloc or global-alloc if they decide to allocate
<span class="lineNum">     188 </span>            :    something in a call-clobbered register.  */
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span>            : extern int caller_save_needed;
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span>            : /* Select a register mode required for caller save of hard regno REGNO.  */
<span class="lineNum">     193 </span>            : #ifndef HARD_REGNO_CALLER_SAVE_MODE
<span class="lineNum">     194 </span>            : #define HARD_REGNO_CALLER_SAVE_MODE(REGNO, NREGS, MODE) \
<span class="lineNum">     195 </span>            :   choose_hard_reg_mode (REGNO, NREGS, false)
<span class="lineNum">     196 </span>            : #endif
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            : /* Target-dependent globals.  */
<span class="lineNum">     199 </span>            : struct target_regs {
<span class="lineNum">     200 </span>            :   /* For each starting hard register, the number of consecutive hard
<span class="lineNum">     201 </span>            :      registers that a given machine mode occupies.  */
<span class="lineNum">     202 </span>            :   unsigned char x_hard_regno_nregs[FIRST_PSEUDO_REGISTER][MAX_MACHINE_MODE];
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span>            :   /* For each hard register, the widest mode object that it can contain.
<span class="lineNum">     205 </span>            :      This will be a MODE_INT mode if the register can hold integers.  Otherwise
<span class="lineNum">     206 </span>            :      it will be a MODE_FLOAT or a MODE_CC mode, whichever is valid for the
<span class="lineNum">     207 </span>            :      register.  */
<span class="lineNum">     208 </span>            :   machine_mode x_reg_raw_mode[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span>            :   /* Vector indexed by machine mode saying whether there are regs of
<span class="lineNum">     211 </span>            :      that mode.  */
<span class="lineNum">     212 </span>            :   bool x_have_regs_of_mode[MAX_MACHINE_MODE];
<span class="lineNum">     213 </span>            : 
<span class="lineNum">     214 </span>            :   /* 1 if the corresponding class contains a register of the given mode.  */
<span class="lineNum">     215 </span>            :   char x_contains_reg_of_mode[N_REG_CLASSES][MAX_MACHINE_MODE];
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span>            :   /* 1 if the corresponding class contains a register of the given mode
<span class="lineNum">     218 </span>            :      which is not global and can therefore be allocated.  */
<span class="lineNum">     219 </span>            :   char x_contains_allocatable_reg_of_mode[N_REG_CLASSES][MAX_MACHINE_MODE];
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span>            :   /* Record for each mode whether we can move a register directly to or
<span class="lineNum">     222 </span>            :      from an object of that mode in memory.  If we can't, we won't try
<span class="lineNum">     223 </span>            :      to use that mode directly when accessing a field of that mode.  */
<span class="lineNum">     224 </span>            :   char x_direct_load[NUM_MACHINE_MODES];
<span class="lineNum">     225 </span>            :   char x_direct_store[NUM_MACHINE_MODES];
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span>            :   /* Record for each mode whether we can float-extend from memory.  */
<span class="lineNum">     228 </span>            :   bool x_float_extend_from_mem[NUM_MACHINE_MODES][NUM_MACHINE_MODES];
<span class="lineNum">     229 </span>            : };
<span class="lineNum">     230 </span>            : 
<span class="lineNum">     231 </span>            : extern struct target_regs default_target_regs;
<span class="lineNum">     232 </span>            : #if SWITCHABLE_TARGET
<span class="lineNum">     233 </span>            : extern struct target_regs *this_target_regs;
<span class="lineNum">     234 </span>            : #else
<span class="lineNum">     235 </span>            : #define this_target_regs (&amp;default_target_regs)
<span class="lineNum">     236 </span>            : #endif
<span class="lineNum">     237 </span>            : #define reg_raw_mode \
<span class="lineNum">     238 </span>            :   (this_target_regs-&gt;x_reg_raw_mode)
<span class="lineNum">     239 </span>            : #define have_regs_of_mode \
<span class="lineNum">     240 </span>            :   (this_target_regs-&gt;x_have_regs_of_mode)
<span class="lineNum">     241 </span>            : #define contains_reg_of_mode \
<span class="lineNum">     242 </span>            :   (this_target_regs-&gt;x_contains_reg_of_mode)
<span class="lineNum">     243 </span>            : #define contains_allocatable_reg_of_mode \
<span class="lineNum">     244 </span>            :   (this_target_regs-&gt;x_contains_allocatable_reg_of_mode)
<span class="lineNum">     245 </span>            : #define direct_load \
<span class="lineNum">     246 </span>            :   (this_target_regs-&gt;x_direct_load)
<span class="lineNum">     247 </span>            : #define direct_store \
<span class="lineNum">     248 </span>            :   (this_target_regs-&gt;x_direct_store)
<span class="lineNum">     249 </span>            : #define float_extend_from_mem \
<span class="lineNum">     250 </span>            :   (this_target_regs-&gt;x_float_extend_from_mem)
<span class="lineNum">     251 </span>            : 
<span class="lineNum">     252 </span>            : /* Return the number of hard registers in (reg:MODE REGNO).  */
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span>            : ALWAYS_INLINE unsigned char
<span class="lineNum">     255 </span>            : hard_regno_nregs (unsigned int regno, machine_mode mode)
<span class="lineNum">     256 </span>            : {
<span class="lineNum">     257 </span><span class="lineCov"> 6193973142 :   return this_target_regs-&gt;x_hard_regno_nregs[regno][mode];</span>
<span class="lineNum">     258 </span>            : }
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span>            : /* Return an exclusive upper bound on the registers occupied by hard
<span class="lineNum">     261 </span>            :    register (reg:MODE REGNO).  */
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span>            : static inline unsigned int
<span class="lineNum">     264 </span>            : end_hard_regno (machine_mode mode, unsigned int regno)
<span class="lineNum">     265 </span>            : {
<span class="lineNum">     266 </span><span class="lineCov">10827646999 :   return regno + hard_regno_nregs (regno, mode);</span>
<span class="lineNum">     267 </span>            : }
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span>            : /* Add to REGS all the registers required to store a value of mode MODE
<span class="lineNum">     270 </span>            :    in register REGNO.  */
<a name="271"><span class="lineNum">     271 </span>            : </a>
<span class="lineNum">     272 </span>            : static inline void
<span class="lineNum">     273 </span><span class="lineCov">      57100 : add_to_hard_reg_set (HARD_REG_SET *regs, machine_mode mode,</span>
<span class="lineNum">     274 </span>            :                      unsigned int regno)
<span class="lineNum">     275 </span>            : {
<span class="lineNum">     276 </span><span class="lineCov"> 1267125740 :   unsigned int end_regno;</span>
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span><span class="lineCov"> 1267125740 :   end_regno = end_hard_regno (mode, regno);</span>
<span class="lineNum">     279 </span><span class="lineCov"> 1522915047 :   do</span>
<span class="lineNum">     280 </span><span class="lineCov"> 1522915047 :     SET_HARD_REG_BIT (*regs, regno);</span>
<span class="lineNum">     281 </span><span class="lineCov"> 1522915047 :   while (++regno &lt; end_regno);</span>
<span class="lineNum">     282 </span><span class="lineCov">      57100 : }</span>
<span class="lineNum">     283 </span>            : 
<span class="lineNum">     284 </span>            : /* Likewise, but remove the registers.  */
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span>            : static inline void
<span class="lineNum">     287 </span>            : remove_from_hard_reg_set (HARD_REG_SET *regs, machine_mode mode,
<span class="lineNum">     288 </span>            :                           unsigned int regno)
<span class="lineNum">     289 </span>            : {
<span class="lineNum">     290 </span><span class="lineCov">    1512440 :   unsigned int end_regno;</span>
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span><span class="lineCov">    1512440 :   end_regno = end_hard_regno (mode, regno);</span>
<span class="lineNum">     293 </span><span class="lineCov">    1512842 :   do</span>
<span class="lineNum">     294 </span><span class="lineCov">    1512842 :     CLEAR_HARD_REG_BIT (*regs, regno);</span>
<span class="lineNum">     295 </span><span class="lineCov">    1512842 :   while (++regno &lt; end_regno);</span>
<span class="lineNum">     296 </span>            : }
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span>            : /* Return true if REGS contains the whole of (reg:MODE REGNO).  */
<a name="299"><span class="lineNum">     299 </span>            : </a>
<span class="lineNum">     300 </span>            : static inline bool
<span class="lineNum">     301 </span><span class="lineCov"> 3531932042 : in_hard_reg_set_p (const HARD_REG_SET regs, machine_mode mode,</span>
<span class="lineNum">     302 </span>            :                    unsigned int regno)
<span class="lineNum">     303 </span>            : {
<span class="lineNum">     304 </span><span class="lineCov"> 3531932042 :   unsigned int end_regno;</span>
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span><span class="lineCov"> 3531932042 :   gcc_assert (HARD_REGISTER_NUM_P (regno));</span>
<span class="lineNum">     307 </span>            :   
<span class="lineNum">     308 </span><span class="lineCov"> 3531932042 :   if (!TEST_HARD_REG_BIT (regs, regno))</span>
<span class="lineNum">     309 </span>            :     return false;
<span class="lineNum">     310 </span>            : 
<span class="lineNum">     311 </span><span class="lineCov"> 6025589344 :   end_regno = end_hard_regno (mode, regno);</span>
<span class="lineNum">     312 </span>            : 
<span class="lineNum">     313 </span><span class="lineCov"> 3012794672 :   if (!HARD_REGISTER_NUM_P (end_regno - 1))</span>
<span class="lineNum">     314 </span>            :     return false;
<span class="lineNum">     315 </span>            : 
<span class="lineNum">     316 </span><span class="lineCov"> 3261941008 :   while (++regno &lt; end_regno)</span>
<span class="lineNum">     317 </span><span class="lineCov">  300357239 :     if (!TEST_HARD_REG_BIT (regs, regno))</span>
<span class="lineNum">     318 </span>            :       return false;
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span>            :   return true;
<span class="lineNum">     321 </span>            : }
<span class="lineNum">     322 </span>            : 
<span class="lineNum">     323 </span>            : /* Return true if (reg:MODE REGNO) includes an element of REGS.  */
<a name="324"><span class="lineNum">     324 </span>            : </a>
<span class="lineNum">     325 </span>            : static inline bool
<span class="lineNum">     326 </span><span class="lineCov">  218205426 : overlaps_hard_reg_set_p (const HARD_REG_SET regs, machine_mode mode,</span>
<span class="lineNum">     327 </span>            :                          unsigned int regno)
<span class="lineNum">     328 </span>            : {
<span class="lineNum">     329 </span><span class="lineCov">  218205426 :   unsigned int end_regno;</span>
<span class="lineNum">     330 </span>            : 
<span class="lineNum">     331 </span><span class="lineCov">  218205426 :   if (TEST_HARD_REG_BIT (regs, regno))</span>
<span class="lineNum">     332 </span>            :     return true;
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span><span class="lineCov">  187130442 :   end_regno = end_hard_regno (mode, regno);</span>
<span class="lineNum">     335 </span><span class="lineCov">  192470382 :   while (++regno &lt; end_regno)</span>
<span class="lineNum">     336 </span><span class="lineCov">    5748107 :     if (TEST_HARD_REG_BIT (regs, regno))</span>
<span class="lineNum">     337 </span>            :       return true;
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span>            :   return false;
<span class="lineNum">     340 </span>            : }
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span>            : /* Like add_to_hard_reg_set, but use a REGNO/NREGS range instead of
<span class="lineNum">     343 </span>            :    REGNO and MODE.  */
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span>            : static inline void
<span class="lineNum">     346 </span>            : add_range_to_hard_reg_set (HARD_REG_SET *regs, unsigned int regno,
<span class="lineNum">     347 </span>            :                            int nregs)
<span class="lineNum">     348 </span>            : {
<span class="lineNum">     349 </span>            :   while (nregs-- &gt; 0)
<span class="lineNum">     350 </span>            :     SET_HARD_REG_BIT (*regs, regno + nregs);
<span class="lineNum">     351 </span>            : }
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span>            : /* Likewise, but remove the registers.  */
<span class="lineNum">     354 </span>            : 
<span class="lineNum">     355 </span>            : static inline void
<span class="lineNum">     356 </span>            : remove_range_from_hard_reg_set (HARD_REG_SET *regs, unsigned int regno,
<span class="lineNum">     357 </span>            :                                 int nregs)
<span class="lineNum">     358 </span>            : {
<span class="lineNum">     359 </span><span class="lineCov">    3699952 :   while (nregs-- &gt; 0)</span>
<span class="lineNum">     360 </span><span class="lineCov">    1849976 :     CLEAR_HARD_REG_BIT (*regs, regno + nregs);</span>
<span class="lineNum">     361 </span>            : }
<span class="lineNum">     362 </span>            : 
<span class="lineNum">     363 </span>            : /* Like overlaps_hard_reg_set_p, but use a REGNO/NREGS range instead of
<span class="lineNum">     364 </span>            :    REGNO and MODE.  */
<span class="lineNum">     365 </span>            : static inline bool
<span class="lineNum">     366 </span>            : range_overlaps_hard_reg_set_p (const HARD_REG_SET set, unsigned regno,
<span class="lineNum">     367 </span>            :                                int nregs)
<span class="lineNum">     368 </span>            : {
<span class="lineNum">     369 </span><span class="lineCov">    6476022 :   while (nregs-- &gt; 0)</span>
<span class="lineNum">     370 </span><span class="lineCov">    5905475 :     if (TEST_HARD_REG_BIT (set, regno + nregs))</span>
<span class="lineNum">     371 </span>            :       return true;
<span class="lineNum">     372 </span>            :   return false;
<span class="lineNum">     373 </span>            : }
<span class="lineNum">     374 </span>            : 
<span class="lineNum">     375 </span>            : /* Like in_hard_reg_set_p, but use a REGNO/NREGS range instead of
<span class="lineNum">     376 </span>            :    REGNO and MODE.  */
<span class="lineNum">     377 </span>            : static inline bool
<span class="lineNum">     378 </span>            : range_in_hard_reg_set_p (const HARD_REG_SET set, unsigned regno, int nregs)
<span class="lineNum">     379 </span>            : {
<span class="lineNum">     380 </span><span class="lineCov">    3957208 :   while (nregs-- &gt; 0)</span>
<span class="lineNum">     381 </span><span class="lineCov">    2107232 :     if (!TEST_HARD_REG_BIT (set, regno + nregs))</span>
<span class="lineNum">     382 </span>            :       return false;
<span class="lineNum">     383 </span>            :   return true;
<span class="lineNum">     384 </span>            : }
<span class="lineNum">     385 </span>            : 
<span class="lineNum">     386 </span>            : /* Get registers used by given function call instruction.  */
<span class="lineNum">     387 </span>            : extern bool get_call_reg_set_usage (rtx_insn *insn, HARD_REG_SET *reg_set,
<span class="lineNum">     388 </span>            :                                     HARD_REG_SET default_set);
<span class="lineNum">     389 </span>            : 
<span class="lineNum">     390 </span>            : #endif /* GCC_REGS_H */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
