{
	"acmid": 3130637,
	"author": ["Di Chen", "Hai Jin 0001", "Xiaofei Liao", "Haikun Liu", "Rentong Guo", "Dong Liu"],
	"booktitle": "Proceedings of the 21st Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2017",
	"dblpkey": "conf/date/ChenJLLGL17",
	"doi": "10.23919/DATE.2017.7927151",
	"isbn": "978-3-9815370-8-6",
	"pages": "1086-1091",
	"publisher": "IEEE",
	"tag": ["hybrid", "memory management", "named"],
	"title": "MALRU: Miss-penalty aware LRU-based cache replacement for hybrid memory systems",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2017
}