// Seed: 1549861649
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_2.id_11 = 0;
  inout wire id_3;
  input wire id_2;
  output wand id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd48
) (
    input uwire id_0
    , id_7,
    input tri1 id_1,
    input supply1 id_2,
    output tri1 _id_3,
    input tri1 id_4,
    input tri id_5
);
  logic [1 'h0 : id_3] id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7
  );
endmodule
module module_0 #(
    parameter id_0 = 32'd5
) (
    input uwire _id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output wire id_9,
    output wire id_10,
    output wire module_2,
    output wire id_12
);
  pullup id_14 (-1, id_7);
  wire id_15;
  wire [1 : id_0] id_16;
  assign id_14 = -1 <= -1'b0 ? id_2 : id_5;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
