#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Nov 04 17:32:02 2019
# Process ID: 7212
# Log file: D:/logic1/my_adder/planAhead_run_3/planAhead.log
# Journal file: D:/logic1/my_adder/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/logic1/my_adder/pa.fromHdl.tcl
# create_project -name my_adder -dir "D:/logic1/my_adder/planAhead_run_3" -part xc3s1000fg676-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "myhalf_adder.ucf" [current_fileset -constrset]
Adding file 'D:/logic1/my_adder/myhalf_adder.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {half_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {full_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {full_adder_4bit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top full_adder_4bit $srcset
# add_files [list {myhalf_adder.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1000fg676-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/logic1/my_adder/half_adder.v" into library work
Analyzing Verilog file "D:/logic1/my_adder/full_adder.v" into library work
Analyzing Verilog file "D:/logic1/my_adder/full_adder_4bit.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/fg676/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/fg676/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [D:/logic1/my_adder/myhalf_adder.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'a' [D:/logic1/my_adder/myhalf_adder.ucf:3]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'b' [D:/logic1/my_adder/myhalf_adder.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sum' [D:/logic1/my_adder/myhalf_adder.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'cout' [D:/logic1/my_adder/myhalf_adder.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'cin' [D:/logic1/my_adder/myhalf_adder.ucf:10]
Finished Parsing UCF File [D:/logic1/my_adder/myhalf_adder.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 875710b3
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 499.613 ; gain = 64.070
update_compile_order -fileset sim_1
startgroup
set_property package_pin AE6 [get_ports {sum[0]}]
endgroup
startgroup
set_property package_pin AF6 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin AC6 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin AD6 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin Y16 [get_ports {a[0]}]
endgroup
startgroup
set_property package_pin AB15 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin AA15 [get_ports {a[2]}]
endgroup
startgroup
set_property package_pin AE15 [get_ports {a[3]}]
endgroup
startgroup
set_property package_pin AB14 [get_ports {b[0]}]
endgroup
startgroup
set_property package_pin AF12 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin AE12 [get_ports {b[2]}]
endgroup
startgroup
set_property package_pin Y13 [get_ports {b[3]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/logic1/my_adder\planAhead_pid7212.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 04 17:35:00 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
