
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137169                       # Simulator instruction rate (inst/s)
host_mem_usage                              202328972                       # Number of bytes of host memory used
host_op_rate                                   160031                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                214422.62                       # Real time elapsed on the host
host_tick_rate                                4994159                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 29412069732                       # Number of instructions simulated
sim_ops                                   34314319829                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860684706                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls               11974                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu17.workload.numSyscalls                 192                       # Number of system calls
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                 129                       # Number of system calls
system.cpu19.committedInsts                         0                       # Number of instructions committed
system.cpu19.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.idle_fraction                          0                       # Percentage of idle cycles
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu19.numCycles                              0                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.num_busy_cycles                        0                       # Number of busy cycles
system.cpu19.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_func_calls                         0                       # number of times a function call or return occured
system.cpu19.num_idle_cycles                        0                       # Number of idle cycles
system.cpu19.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu19.num_int_insts                          0                       # number of integer instructions
system.cpu19.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu19.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu19.num_load_insts                         0                       # Number of load instructions
system.cpu19.num_mem_refs                           0                       # number of memory refs
system.cpu19.num_store_insts                        0                       # Number of store instructions
system.cpu19.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu19.num_vec_insts                          0                       # number of vector instructions
system.cpu19.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu19.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu19.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu19.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu19.op_class::IntMult                      0                       # Class of executed instruction
system.cpu19.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu19.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu19.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu19.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu19.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu19.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu19.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu19.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu19.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu19.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu19.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu19.op_class::MemRead                      0                       # Class of executed instruction
system.cpu19.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu19.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu19.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu19.op_class::total                        0                       # Class of executed instruction
system.cpu19.workload.numSyscalls                 152                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests    161790393                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     85179217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     316051780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    86.304356                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits     175193488                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups    202994954                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect      5532617                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted    414904026                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits     23418016                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups     24940252                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses      1522236                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups     534859517                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS      30869182                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted        37801                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       798536862                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      779942483                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts      5368840                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches        486980599                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events    150550635                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls     40554253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts    225948038                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts   2473000637                       # Number of instructions committed
system.switch_cpus00.commit.committedOps   2757545058                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples   2536045542                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.087341                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.170908                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0   1677167401     66.13%     66.13% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1    372213361     14.68%     80.81% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2    113183460      4.46%     85.27% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3     86816590      3.42%     88.70% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     56929271      2.24%     90.94% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5     30312634      1.20%     92.14% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6     27275657      1.08%     93.21% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7     21596533      0.85%     94.06% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8    150550635      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total   2536045542                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls     27608798                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts      2203278738                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads           546308383                       # Number of loads committed
system.switch_cpus00.commit.membars          58387752                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu   1540925591     55.88%     55.88% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult     10240864      0.37%     56.25% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     56.25% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd     56567947      2.05%     58.30% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp     37423100      1.36%     59.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt     15399541      0.56%     60.22% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult     51031099      1.85%     62.07% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc     61408988      2.23%     64.30% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv      8591949      0.31%     64.61% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc     53165277      1.93%     66.54% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu      3401940      0.12%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead    546308383     19.81%     86.47% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite    373080379     13.53%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total   2757545058                       # Class of committed instruction
system.switch_cpus00.commit.refs            919388762                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts       389443449                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts        2473000637                       # Number of Instructions Simulated
system.switch_cpus00.committedOps          2757545058                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     1.037711                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               1.037711                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles   1952194382                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred       163849                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved    171950053                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts   3033398373                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles      159596442                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles       365932022                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles      5398394                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts       489723                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     83136105                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches         534859517                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines       350603113                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles          2206573904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes      1763666                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts           2791690347                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles          330                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles      11124342                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.208420                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles    354120868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches    229480686                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.087844                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples   2566257346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.209709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.551465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0     1984117453     77.32%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       61643116      2.40%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2       44222690      1.72%     81.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       65750051      2.56%     84.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       85088829      3.32%     87.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5       30161047      1.18%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6       31219667      1.22%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7       33827513      1.32%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8      230226980      8.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total   2566257346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                  2217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts      6226562                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches      502785606                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.122936                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          963703372                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores        384337354                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles      47818752                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts    583868464                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts     38014304                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts       664708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts    394926679                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts   2983490343                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts    579366018                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts      8780130                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts   2881745051                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents       288746                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents      2579449                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles      5398394                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles      2902333                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked         3251                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     13821227                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses          511                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation        28510                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads      4863583                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads     37560081                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores     21846292                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents        28510                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect      3054538                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect      3172024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers      2843070607                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count          2873843995                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.581902                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers      1654387237                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.119857                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent           2874964094                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads     2757212210                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes    1739312244                       # number of integer regfile writes
system.switch_cpus00.ipc                     0.963660                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               0.963660                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu   1605724733     55.55%     55.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult     10241629      0.35%     55.91% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            4      0.00%     55.91% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd     60006579      2.08%     57.98% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp     37425620      1.29%     59.28% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt     16356105      0.57%     59.84% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult     52674828      1.82%     61.66% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc     61409004      2.12%     63.79% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv     10315204      0.36%     64.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc     65694104      2.27%     66.42% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     66.42% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     66.42% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     66.42% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu      3401940      0.12%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead    581006534     20.10%     86.64% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite    386268899     13.36%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total   2890525184                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt          74800136                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.025878                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu       8231767     11.01%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult           11      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt          175      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult      5032595      6.73%     17.73% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc      4067728      5.44%     23.17% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv         1252      0.00%     23.17% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc      2317137      3.10%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     26.27% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead     30160304     40.32%     66.59% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite     24989167     33.41%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses   2517902158                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   7544342043                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses   2445691945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes   2627164254                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded       2942210651                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued      2890525184                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded     41279692                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined    225945269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued       548591                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved       725439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined    373282642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples   2566257346                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.126358                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     1.874541                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0   1581260971     61.62%     61.62% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1    326967585     12.74%     74.36% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2    187271157      7.30%     81.66% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3    126518796      4.93%     86.59% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4    130997537      5.10%     91.69% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     77235401      3.01%     94.70% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6     79369829      3.09%     97.79% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7     30015790      1.17%     98.96% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8     26620280      1.04%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total   2566257346                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.126357                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses    447423162                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads    878314395                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses    428152050                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes    582297939                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads     63341738                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores     50593287                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads    583868464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores    394926679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads    4159153590                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes    380185603                       # number of misc regfile writes
system.switch_cpus00.numCycles             2566259563                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.quiesceCycles            1751670                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus00.rename.BlockCycles      71541571                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps   3083486262                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     23039029                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles      202092104                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents        21777                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents        23251                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups   5650664455                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts   3004602463                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands   3381176884                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles       406539349                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents    108379750                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles      5398394                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles    207495649                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps      297690606                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups   2835036320                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles   1673190272                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts     49280470                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts       480682053                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts     38132087                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups    698911671                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads         5368927555                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes        5997274278                       # The number of ROB writes
system.switch_cpus00.timesIdled                  3418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads      568225593                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes     367022028                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    99.184601                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      36903174                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     37206556                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect       888583                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted     77051416                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits       133273                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups       172274                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses        39001                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups      85967226                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS       4200049                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads       134466861                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes      134209698                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts       888472                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches         67494986                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     32874470                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls       384570                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     90564556                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts    350450670                       # Number of instructions committed
system.switch_cpus01.commit.committedOps    429222923                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples    587834463                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     0.730177                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.044829                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    493014884     83.87%     83.87% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1     24415392      4.15%     88.02% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     12668670      2.16%     90.18% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3      5961476      1.01%     91.19% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4      6215748      1.06%     92.25% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      6722385      1.14%     93.39% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6      1614980      0.27%     93.67% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7      4346458      0.74%     94.41% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     32874470      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total    587834463                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls      3066882                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts       391725314                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads           101253414                       # Number of loads committed
system.switch_cpus01.commit.membars            533310                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    241848219     56.35%     56.35% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult     13627232      3.17%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv         1394      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead    101253414     23.59%     83.11% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite     72492664     16.89%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total    429222923                       # Class of committed instruction
system.switch_cpus01.commit.refs            173746078                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts        17327769                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts         350450670                       # Number of Instructions Simulated
system.switch_cpus01.committedOps           429222923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.710896                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.710896                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    494412062                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred          114                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     35272443                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts    527504115                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       27686004                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles        51593897                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles       895891                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts          407                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     24995765                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches          85967226                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines        58840365                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           539105884                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       112892                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts            454848130                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles       1792004                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.143378                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles     59581704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches     41236496                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              0.758606                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples    599583621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     0.929180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.299232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      491296233     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1       15680042      2.62%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2       14684182      2.45%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3        6691737      1.12%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4        7524716      1.25%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5        9837620      1.64%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6        6190891      1.03%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        5860678      0.98%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       41817522      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total    599583621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts       903824                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches       74679042                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           0.857363                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          220241429                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores         81330506                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles      24093130                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts    122127035                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts       428569                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts        39168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts     88204081                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts    519091457                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts    138910923                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts       550034                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts    514061473                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents       631621                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents    149600221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles       895891                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles    150377270                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked        63887                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      9703859                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses         1828                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation        11873                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads     23832204                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads     20873593                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores     15711408                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents        11873                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       633409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect       270415                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers       530056634                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count           488935574                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.540525                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       286509053                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             0.815457                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent            489082314                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads      628107334                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     358870889                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.584489                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.584489                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    278446659     54.11%     54.11% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult     15634101      3.04%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv         1394      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead    139120444     27.03%     84.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite     81408909     15.82%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total    514611507                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt          10273745                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.019964                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu        525706      5.12%      5.12% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult        96102      0.94%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead      6275420     61.08%     67.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite      3376517     32.87%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses    504384291                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads   1598142825                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses    471560185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes    583122886                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded        518660504                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued       514611507                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded       430953                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     89868435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued        58791                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved        46383                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     59722802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples    599583621                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     0.858281                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.718593                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    422263280     70.43%     70.43% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1     59395030      9.91%     80.33% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     38144661      6.36%     86.69% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     22241687      3.71%     90.40% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     18188933      3.03%     93.44% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5     17287438      2.88%     96.32% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6      8799387      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7      5892790      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      7370415      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total    599583621                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 0.858280                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses     20500961                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads     40996346                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses     17375389                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes     25847967                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads     17454934                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores     11158790                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads    122127035                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores     88204081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads     624267452                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes      1532468                       # number of misc regfile writes
system.switch_cpus01.numCycles              599584478                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles               1571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles     187896475                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps    437710711                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents     17424259                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       36976089                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents    206204251                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents       154735                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups    848150439                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts    521907700                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands    532287160                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles        66451102                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     45114830                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles       895891                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles    266782742                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       94576328                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups    644038202                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles     40581313                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts       456871                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts       129516189                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts       441816                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups     14411012                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads         1074743982                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes        1051326042                       # The number of ROB writes
system.switch_cpus01.timesIdled                    37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads       11583356                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes       5793603                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    99.152236                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits      36888221                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups     37203620                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       890936                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted     77045952                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits       132937                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups       162934                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses        29997                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups      85943667                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS       4197864                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads       134346276                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes      134088924                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       890619                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches         67398174                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events     32796862                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       383704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts     90831682                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts    349951349                       # Number of instructions committed
system.switch_cpus02.commit.committedOps    428607297                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples    587800317                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.729172                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.043165                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0    493051742     83.88%     83.88% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1     24413394      4.15%     88.03% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2     12675928      2.16%     90.19% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3      5969641      1.02%     91.21% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4      6214162      1.06%     92.26% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5      6712934      1.14%     93.41% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6      1622668      0.28%     93.68% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7      4342986      0.74%     94.42% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8     32796862      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total    587800317                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls      3061881                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts       391159722                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads           101116219                       # Number of loads committed
system.switch_cpus02.commit.membars            532044                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu    241493737     56.34%     56.34% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult     13612729      3.18%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv         1428      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead    101116219     23.59%     83.11% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite     72383184     16.89%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total    428607297                       # Class of committed instruction
system.switch_cpus02.commit.refs            173499403                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts        17304828                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts         349951349                       # Number of Instructions Simulated
system.switch_cpus02.committedOps           428607297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.713337                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.713337                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles    494400920                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved     35254133                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts    527162996                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles       27706832                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles        51645485                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       898072                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts         1428                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles     24932534                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches          85943667                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines        58798468                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles           539144053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes       112802                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.Insts            454670048                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.SquashCycles       1796778                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.143339                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles     59541410                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches     41219022                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.758309                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples    599583852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.928757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.298871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0      491365962     81.95%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1       15653385      2.61%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2       14674232      2.45%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3        6691682      1.12%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4        7517529      1.25%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5        9830873      1.64%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        6184960      1.03%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7        5865309      0.98%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8       41799920      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total    599583852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       905569                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches       74606575                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.856464                       # Inst execution rate
system.switch_cpus02.iew.exec_refs          219982877                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores         81237233                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles      24179148                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts    122048055                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       427423                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts        39273                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts     88115535                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts    518733490                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts    138745644                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       547765                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts    513522742                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents       620453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents    149815136                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       898072                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles    150577478                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked        65816                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads      9691284                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses         1693                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation        11945                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads     23761886                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads     20931803                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores     15732327                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents        11945                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect       635531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect       270038                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers       529556517                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count           488464875                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.540560                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers       286256937                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.814672                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent            488611043                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads      627456896                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes     358541071                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.583656                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.583656                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu    278172956     54.11%     54.11% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult     15626730      3.04%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv         1429      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead    138955088     27.03%     84.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite     81314304     15.82%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total    514070507                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt          10254574                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.019948                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        526106      5.13%      5.13% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult        97177      0.95%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead      6250603     60.95%     67.03% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite      3380688     32.97%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses    503852712                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads   1597098757                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses    471111661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes    583040855                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded        518303588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued       514070507                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       429902                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined     90126054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued        58360                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        46198                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined     59933171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples    599583852                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.857379                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.717911                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0    422439153     70.46%     70.46% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1     59347731      9.90%     80.35% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2     38117204      6.36%     86.71% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3     22202220      3.70%     90.41% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4     18156818      3.03%     93.44% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5     17277367      2.88%     96.32% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      8794747      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7      5889777      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8      7358835      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total    599583852                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.857378                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses     20472369                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads     40939043                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses     17353214                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes     25829652                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads     17393764                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores     11084865                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads    122048055                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores     88115535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads     623620563                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes      1528897                       # number of misc regfile writes
system.switch_cpus02.numCycles              599584496                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               1554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles     187784448                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps    437095531                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents     17372486                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles       36975037                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents    205495828                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents       158075                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups    847610501                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts    521554330                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands    531967313                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles        66467213                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents     45414169                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       898072                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles    266320837                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps       94871643                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups    643600886                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     41138236                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       455833                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts       129216292                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       440507                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups     14397294                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads         1074439067                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes        1050663599                       # The number of ROB writes
system.switch_cpus02.timesIdled                    32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads       11568527                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes       5786294                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    99.165369                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits      36909883                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups     37220537                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       892641                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted     77090630                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits       130666                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups       165061                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses        34395                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups      85983746                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS       4200760                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads       134382759                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes      134131044                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       892529                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches         67388375                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events     32797275                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       377558                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts     91097307                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts    349926984                       # Number of instructions committed
system.switch_cpus03.commit.committedOps    428585660                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples    587767055                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.729176                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.043213                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0    493031089     83.88%     83.88% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1     24412585      4.15%     88.04% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2     12666906      2.16%     90.19% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3      5960380      1.01%     91.20% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4      6217358      1.06%     92.26% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5      6717635      1.14%     93.41% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6      1624473      0.28%     93.68% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7      4339354      0.74%     94.42% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8     32797275      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total    587767055                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls      3060693                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts       391141542                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads           101144119                       # Number of loads committed
system.switch_cpus03.commit.membars            525017                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu    241439932     56.33%     56.33% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult     13628224      3.18%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv         1404      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead    101144119     23.60%     83.11% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite     72371981     16.89%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total    428585660                       # Class of committed instruction
system.switch_cpus03.commit.refs            173516100                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts        17313963                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts         349926984                       # Number of Instructions Simulated
system.switch_cpus03.committedOps           428585660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.713456                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.713456                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles    494354822                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved     35269661                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts    527416373                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles       27714767                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles        51674259                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       900012                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts          419                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles     24939724                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches          85983746                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines        58818072                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles           539121177                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes       112809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus03.fetch.Insts            454947872                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus03.fetch.SquashCycles       1800248                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.143406                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles     59562255                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches     41241309                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.758772                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples    599583588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.929336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.299542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0      491309379     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1       15657509      2.61%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2       14679554      2.45%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3        6692430      1.12%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4        7523910      1.25%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5        9834824      1.64%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        6182644      1.03%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7        5871694      0.98%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8       41831644      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total    599583588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       907335                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches       74616404                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.856729                       # Inst execution rate
system.switch_cpus03.iew.exec_refs          220076168                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores         81248184                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles      24201931                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts    122145332                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       420942                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts        39658                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts     88145971                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts    518975256                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts    138827984                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       547590                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts    513681375                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents       624768                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents    149857370                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       900012                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles    150623303                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked        66067                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads      9694775                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses         1792                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation        12005                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads     23773510                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads     21001181                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores     15773977                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents        12005                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect       637359                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect       269976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers       529765966                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count           488607952                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.540586                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers       286384226                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.814911                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent            488754297                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads      627674404                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes     358667155                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.583616                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.583616                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu    278214076     54.10%     54.10% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult     15650185      3.04%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv         1405      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead    139038268     27.04%     84.19% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite     81325031     15.81%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total    514228965                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt          10255952                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.019944                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        523327      5.10%      5.10% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult        98081      0.96%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead      6254145     60.98%     67.04% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite      3380399     32.96%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses    504000757                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads   1597393376                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses    471245378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes    583501067                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded        518551797                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued       514228965                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       423459                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined     90389479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued        58621                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        45901                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined     60135395                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples    599583588                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.857643                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.718051                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0    422394790     70.45%     70.45% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1     59347299      9.90%     80.35% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2     38116694      6.36%     86.70% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3     22218931      3.71%     90.41% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4     18188706      3.03%     93.44% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5     17270891      2.88%     96.32% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      8799370      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7      5889270      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8      7357637      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total    599583588                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.857642                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses     20484160                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads     40962715                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses     17362574                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes     25874693                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads     17465191                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores     11175433                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads    122145332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores     88145971                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads     623870467                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes      1504369                       # number of misc regfile writes
system.switch_cpus03.numCycles              599584488                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               1561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles     188202595                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps    437080116                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents     17372654                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles       36986078                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents    205487225                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents       154638                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups    848072242                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts    521793765                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands    532229913                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles        66496144                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents     45743872                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       900012                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles    266656378                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps       95149668                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups    643914974                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     40342377                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       448861                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts       129309070                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       433973                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups     14415517                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads         1074649003                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes        1051184493                       # The number of ROB writes
system.switch_cpus03.timesIdled                    39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads       11574777                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes       5789425                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    99.184673                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits      36918768                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups     37222251                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       891223                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted     77105105                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits       130493                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups       169113                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses        38620                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups      86006095                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS       4202193                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads       134447478                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes      134196480                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       891109                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches         67442468                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events     32827652                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       378192                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts     90955329                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts    350214009                       # Number of instructions committed
system.switch_cpus04.commit.committedOps    428946112                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples    587785283                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.729767                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.044027                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0    492991171     83.87%     83.87% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1     24417221      4.15%     88.03% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2     12665456      2.15%     90.18% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3      5966612      1.02%     91.20% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4      6225665      1.06%     92.26% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5      6721365      1.14%     93.40% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6      1623545      0.28%     93.68% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7      4346596      0.74%     94.42% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8     32827652      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total    587785283                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls      3063808                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts       391474198                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads           101225171                       # Number of loads committed
system.switch_cpus04.commit.membars            524361                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu    241643032     56.33%     56.33% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult     13637254      3.18%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv         1388      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead    101225171     23.60%     83.11% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite     72439267     16.89%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total    428946112                       # Class of committed instruction
system.switch_cpus04.commit.refs            173664438                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts        17329722                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts         350214009                       # Number of Instructions Simulated
system.switch_cpus04.committedOps           428946112                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.712052                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.712052                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles    494304672                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred          116                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved     35282764                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts    527622216                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles       27728628                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles        51711826                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       898516                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts          424                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles     24940352                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches          86006095                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines        58836154                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles           539106257                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes       112601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.Insts            455064921                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.SquashCycles       1797260                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.143443                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles     59579110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches     41251454                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.758967                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples    599583997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.929605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.299873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0      491287469     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1       15658692      2.61%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2       14678265      2.45%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3        6693196      1.12%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4        7521696      1.25%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5        9841991      1.64%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        6180848      1.03%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7        5875145      0.98%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8       41846695      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total    599583997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       906005                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches       74656684                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.857209                       # Inst execution rate
system.switch_cpus04.iew.exec_refs          220204491                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores         81308654                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles      24190722                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts    122188444                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       421478                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts        39830                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts     88200663                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts    519194912                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts    138895837                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       549877                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts    513969418                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents       624184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents    149859726                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       898516                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles    150626255                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked        65342                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads      9702495                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses         1818                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation        11966                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads     23789006                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads     20963270                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores     15761396                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents        11966                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect       636050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect       269955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers       530073294                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count           488885083                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.540561                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers       286536892                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.815373                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent            489031143                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads      628032903                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes     358859898                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.584094                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.584094                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu    278370201     54.10%     54.10% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult     15655024      3.04%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv         1389      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead    139105842     27.04%     84.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite     81386839     15.82%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total    514519295                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt          10260517                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.019942                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        523937      5.11%      5.11% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult        97481      0.95%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead      6254298     60.95%     67.01% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite      3384801     32.99%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses    504279934                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads   1597947476                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses    471507059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes    583576385                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded        518770965                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued       514519295                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       423947                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined     90248792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued        58531                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        45755                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined     60023179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples    599583997                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.858127                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.718694                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0    422346402     70.44%     70.44% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1     59333913      9.90%     80.34% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2     38142032      6.36%     86.70% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3     22221161      3.71%     90.40% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4     18168717      3.03%     93.43% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5     17301944      2.89%     96.32% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      8805832      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7      5893713      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8      7370283      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total    599583997                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.858126                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses     20499878                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads     40994159                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses     17378024                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes     25878266                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads     17421821                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores     11098279                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads    122188444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores     88200663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads     624251573                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes      1506844                       # number of misc regfile writes
system.switch_cpus04.numCycles              599584661                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles               1388                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles     188174850                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps    437442163                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents     17345725                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles       36998628                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents    205329932                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents       155625                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups    848405264                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts    522010179                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands    532425438                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles        66536567                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents     45801988                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       898516                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles    266556918                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps       94983257                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups    644187287                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     40418514                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       449202                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts       129284673                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       434445                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups     14421633                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads         1074855731                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes        1051603638                       # The number of ROB writes
system.switch_cpus04.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads       11585067                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes       5794561                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    99.182163                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits      36858976                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups     37162908                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       888746                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted     76980984                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits       128129                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups       169261                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses        41132                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups      85858085                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS       4194909                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads       134222454                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes      133976952                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       888637                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches         67324686                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events     32781589                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       372541                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts     90779197                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts    349636901                       # Number of instructions committed
system.switch_cpus05.commit.committedOps    428253940                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples    587809292                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.728559                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.042591                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0    493172649     83.90%     83.90% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1     24371274      4.15%     88.05% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2     12651559      2.15%     90.20% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3      5956088      1.01%     91.21% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4      6211270      1.06%     92.27% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5      6709531      1.14%     93.41% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6      1621487      0.28%     93.69% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7      4333845      0.74%     94.42% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8     32781589      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total    587809292                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls      3058284                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts       390846866                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads           101089948                       # Number of loads committed
system.switch_cpus05.commit.membars            516634                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu    241212629     56.32%     56.32% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult     13627708      3.18%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv         1376      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead    101089948     23.61%     83.11% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite     72322279     16.89%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total    428253940                       # Class of committed instruction
system.switch_cpus05.commit.refs            173412227                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts        17311515                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts         349636901                       # Number of Instructions Simulated
system.switch_cpus05.committedOps           428253940                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.714878                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.714878                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles    494507076                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred          109                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved     35221187                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts    526732259                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles       27668788                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles        51599748                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       896050                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts          437                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles     24912187                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches          85858085                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines        58727062                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles           539218889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes       111376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts            454306463                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles           46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles       1792318                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.143196                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles     59468737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches     41182014                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.757702                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples    599583850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.928073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.298298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0      491463695     81.97%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1       15636205      2.61%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2       14656851      2.44%     87.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3        6680536      1.11%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4        7507353      1.25%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5        9823212      1.64%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        6170566      1.03%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7        5866345      0.98%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8       41779087      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total    599583850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       903397                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches       74525761                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.855826                       # Inst execution rate
system.switch_cpus05.iew.exec_refs          219889262                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores         81173841                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles      24258329                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts    122015831                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       415245                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts        37759                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts     88052415                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts    518327361                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts    138715421                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       546426                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts    513140005                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents       626670                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents    149910426                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       896050                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles    150680353                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked        66276                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads      9689163                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses         1748                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation        11857                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads     23763252                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads     20925852                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores     15730112                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents        11857                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect       635495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect       267902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers       529220336                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count           488080253                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.540576                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers       286083753                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.814031                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent            488225337                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads      627040714                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes     358273577                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.583132                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.583132                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu    277864174     54.09%     54.09% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult     15644788      3.05%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv         1376      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead    138925142     27.04%     84.18% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite     81250951     15.82%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total    513686431                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt          10228282                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.019912                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        520112      5.09%      5.09% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult        98136      0.96%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead      6236375     60.97%     67.02% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite      3373659     32.98%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses    503434628                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads   1596288409                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses    470720754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes    582564207                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded        517909720                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued       513686431                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       417641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined     90073289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued        58082                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        45100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined     59904383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples    599583850                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.856738                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.717239                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0    422557822     70.48%     70.48% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1     59286807      9.89%     80.36% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2     38128505      6.36%     86.72% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3     22179468      3.70%     90.42% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4     18131468      3.02%     93.45% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5     17287993      2.88%     96.33% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      8789726      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7      5876471      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8      7345590      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total    599583850                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.856737                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses     20480085                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads     40954667                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses     17359499                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes     25847385                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads     17361476                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores     11050009                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads    122015831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores     88052415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads     623350517                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes      1484317                       # number of misc regfile writes
system.switch_cpus05.numCycles              599584632                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               1417                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles     188524102                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps    436735390                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents     17374967                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles       36929662                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents    205587873                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents       159994                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups    847025115                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts    521132329                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands    531535152                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles        66403846                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents     45909194                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       896050                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles    266905455                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps       94799627                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups    643121381                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     39924733                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       442514                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts       129202065                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       428091                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups     14404918                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads         1074057395                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes        1049842777                       # The number of ROB writes
system.switch_cpus05.timesIdled                    35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads       11572772                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes       5788324                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    99.186490                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits      36914981                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups     37217751                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       893102                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted     77097989                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits       130365                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups       170316                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses        39951                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups      85999521                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS       4201490                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted           56                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads       134389959                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes      134142915                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       892994                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches         67400825                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events     32810385                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       377929                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts     91129037                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts    349994561                       # Number of instructions committed
system.switch_cpus06.commit.committedOps    428675018                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples    587762377                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.729334                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.043462                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0    493015969     83.88%     83.88% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1     24402490      4.15%     88.03% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2     12680371      2.16%     90.19% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3      5962170      1.01%     91.20% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4      6213097      1.06%     92.26% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5      6717905      1.14%     93.40% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6      1619647      0.28%     93.68% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7      4340343      0.74%     94.42% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8     32810385      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total    587762377                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls      3061714                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts       391226184                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads           101162775                       # Number of loads committed
system.switch_cpus06.commit.membars            524290                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu    241489249     56.33%     56.33% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult     13628403      3.18%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv         1410      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead    101162775     23.60%     83.11% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite     72393181     16.89%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total    428675018                       # Class of committed instruction
system.switch_cpus06.commit.refs            173555956                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts        17318007                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts         349994561                       # Number of Instructions Simulated
system.switch_cpus06.committedOps           428675018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.713128                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.713128                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles    494361363                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred          115                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved     35272002                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts    527555332                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles       27705313                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles        51651977                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       900417                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts          395                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles     24965895                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches          85999521                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines        58837149                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles           539102553                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes       112701                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts            455033878                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles       1801050                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.143432                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles     59581822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches     41246836                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.758914                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples    599584968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.929529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.299696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0      491274700     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1       15671767      2.61%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2       14688159      2.45%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3        6692559      1.12%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4        7527526      1.26%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5        9833632      1.64%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        6188450      1.03%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7        5868283      0.98%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8       41839892      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total    599584968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       908075                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches       74624555                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.856964                       # Inst execution rate
system.switch_cpus06.iew.exec_refs          220146507                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores         81282896                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles      24239477                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts    122169352                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       421462                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts        35974                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts     88193770                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts    519098506                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts    138863611                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       555703                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts    513823414                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents       632048                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents    149691853                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       900417                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles    150467857                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked        64147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads      9699450                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses         1878                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation        11900                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads     23792215                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads     21006544                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores     15800565                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents        11900                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect       637093                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect       270982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers       529873970                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count           488728284                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.540580                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers       286439164                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.815110                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent            488875198                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads      627851972                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes     358760466                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.583728                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.583728                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu    278290907     54.10%     54.10% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult     15648408      3.04%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv         1410      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead    139077106     27.04%     84.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite     81361286     15.82%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total    514379117                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt          10258656                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.019944                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        526685      5.13%      5.13% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult        96744      0.94%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead      6255613     60.98%     67.06% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite      3379614     32.94%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses    504151028                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads   1597693225                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses    471362451                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes    583633543                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded        518674664                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued       514379117                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       423842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined     90423349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued        59208                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        45913                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined     60151989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples    599584968                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.857892                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.717955                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0    422279687     70.43%     70.43% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1     59415159      9.91%     80.34% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2     38160584      6.36%     86.70% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3     22229848      3.71%     90.41% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4     18176727      3.03%     93.44% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5     17290545      2.88%     96.33% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      8785986      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7      5893759      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8      7352673      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total    599584968                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.857891                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses     20486745                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads     40967841                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses     17365833                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes     25899273                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads     17448721                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores     11136600                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads    122169352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores     88193770                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads     624014889                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes      1505815                       # number of misc regfile writes
system.switch_cpus06.numCycles              599585478                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles                571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles     187924103                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps    437163877                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents     17413515                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles       36989645                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents    206152355                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents       159890                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups    848282903                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts    521930233                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands    532338418                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles        66482329                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents     45704485                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       900417                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles    267301283                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps       95174400                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups    644087886                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     39987186                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       449338                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts       129423705                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       434476                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups     14425075                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads         1074752472                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes        1051432714                       # The number of ROB writes
system.switch_cpus06.timesIdled                    24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads       11576965                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes       5790460                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    99.235552                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits      36911244                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups     37195585                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       889217                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted     77085443                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits       128976                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups       158096                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses        29120                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups      85960061                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS       4202300                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads       134415507                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes      134172375                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       889105                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches         67401075                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events     32847844                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       368159                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts     90975309                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts    350094456                       # Number of instructions committed
system.switch_cpus07.commit.committedOps    428843967                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples    587783303                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.729595                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.044166                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0    493068358     83.89%     83.89% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1     24367970      4.15%     88.03% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2     12656667      2.15%     90.19% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3      5955668      1.01%     91.20% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4      6213903      1.06%     92.26% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5      6719893      1.14%     93.40% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6      1613170      0.27%     93.67% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7      4339830      0.74%     94.41% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8     32847844      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total    587783303                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls      3062968                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts       391394870                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads           101247295                       # Number of loads committed
system.switch_cpus07.commit.membars            510656                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu    241508978     56.32%     56.32% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult     13650936      3.18%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv         1324      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead    101247295     23.61%     83.11% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite     72435434     16.89%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total    428843967                       # Class of committed instruction
system.switch_cpus07.commit.refs            173682729                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts        17345916                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts         350094456                       # Number of Instructions Simulated
system.switch_cpus07.committedOps           428843967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.712634                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.712634                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles    494395219                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred          117                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved     35271134                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts    527503491                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles       27696756                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles        51607581                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       896490                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts          431                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles     24987019                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches          85960061                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines        58815276                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles           539128560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes       111312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus07.fetch.Insts            454929890                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus07.fetch.SquashCycles       1793204                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.143366                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles     59557877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches     41242520                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.758743                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples    599583066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.929432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.299723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0      491287265     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1       15689271      2.62%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2       14681647      2.45%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3        6674803      1.11%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4        7517555      1.25%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5        9829982      1.64%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        6189136      1.03%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7        5867217      0.98%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8       41846190      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total    599583066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       903614                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches       74625448                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.857224                       # Inst execution rate
system.switch_cpus07.iew.exec_refs          220301010                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores         81311802                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles      24270678                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts    122217138                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       410573                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts        47510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts     88205007                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts    519113034                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts    138989208                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       545801                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts    513977254                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents       633101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents    149687111                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       896490                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles    150464002                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked        62551                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads      9705759                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses         1775                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation        11922                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads     23849534                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads     20969810                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores     15769549                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents        11922                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect       636179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect       267435                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers       530173247                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count           488841338                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.540527                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers       286572980                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.815301                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent            488984852                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads      628071120                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes     358841308                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.583896                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.583896                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu    278261395     54.08%     54.08% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult     15671925      3.05%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv         1324      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead    139198756     27.05%     84.18% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite     81389655     15.82%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total    514523055                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt          10253816                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.019929                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        520373      5.07%      5.07% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult        97042      0.95%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead      6259859     61.05%     67.07% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite      3376542     32.93%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses    504259017                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads   1597911401                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses    471446422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes    583490203                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded        518700119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued       514523055                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       412915                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined     90268928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued        58801                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        44756                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined     59976972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples    599583066                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.858135                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.718390                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0    422281960     70.43%     70.43% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1     59377347      9.90%     80.33% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2     38180377      6.37%     86.70% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3     22213525      3.70%     90.41% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4     18168421      3.03%     93.44% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5     17317005      2.89%     96.32% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      8789552      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7      5890674      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8      7364205      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total    599583066                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.858134                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses     20517854                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads     41030392                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses     17394916                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes     25902696                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads     17425489                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores     11094727                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads    122217138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores     88205007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads     624425329                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes      1467061                       # number of misc regfile writes
system.switch_cpus07.numCycles              599583683                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles               2366                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles     188071381                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps    437320967                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents     17384398                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles       36972743                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents    206483097                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents       157722                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups    848301406                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts    521895777                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands    532292642                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles        66469452                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents     45716617                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       896490                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles    267631056                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps       94971534                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups    644089155                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     39541936                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       437914                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts       129430148                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       423387                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups     14433730                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads         1074751186                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes        1051440312                       # The number of ROB writes
system.switch_cpus07.timesIdled                    35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads       11596375                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes       5800164                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    99.232224                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits      36854974                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups     37140127                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       885836                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted     76967270                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits       131350                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups       153060                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses        21710                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups      85831577                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS       4194587                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads       134294970                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes      134048355                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       885722                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches         67394838                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events     32847764                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       372933                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts     90402369                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts    350030360                       # Number of instructions committed
system.switch_cpus08.commit.committedOps    428751358                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples    587856834                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.729347                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.044022                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0    493187857     83.90%     83.90% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1     24351624      4.14%     88.04% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2     12639798      2.15%     90.19% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3      5947078      1.01%     91.20% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4      6214249      1.06%     92.26% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5      6713684      1.14%     93.40% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6      1612084      0.27%     93.67% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7      4342696      0.74%     94.41% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8     32847764      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total    587856834                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls      3062694                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts       391306859                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads           101201167                       # Number of loads committed
system.switch_cpus08.commit.membars            516699                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu    241491926     56.32%     56.32% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult     13637620      3.18%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv         1350      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead    101201167     23.60%     83.11% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite     72419295     16.89%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total    428751358                       # Class of committed instruction
system.switch_cpus08.commit.refs            173620462                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts        17333877                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts         350030360                       # Number of Instructions Simulated
system.switch_cpus08.committedOps           428751358                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.712950                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.712950                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles    494524974                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred          115                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved     35225431                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts    526817633                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles       27663357                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles        51556317                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       893123                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts          434                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles     24945873                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches          85831577                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines        58729952                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles           539221633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes       112145                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts            454217551                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles       1786474                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.143152                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles     59468694                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches     41180911                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.757554                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples    599583651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.927972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.298124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0      491457602     81.97%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1       15652924      2.61%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2       14654139      2.44%     87.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3        6677975      1.11%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4        7513734      1.25%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5        9824128      1.64%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        6168390      1.03%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7        5862407      0.98%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8       41772352      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total    599583651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       900486                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches       74564938                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.856311                       # Inst execution rate
system.switch_cpus08.iew.exec_refs          220044780                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores         81234644                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles      24188823                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts    122038040                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       415471                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts        47423                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts     88089656                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts    518451346                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts    138810136                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       547387                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts    513430954                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents       630791                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents    149187455                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       893123                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles    149961044                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked        62110                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads      9699192                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses         1836                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation        11886                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads     23814912                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads     20836856                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores     15670342                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents        11886                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect       633714                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect       266772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers       529541239                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count           488330001                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.540524                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers       286229604                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.814447                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent            488475103                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads      627390014                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes     358435278                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.583788                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.583788                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu    277997924     54.09%     54.09% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult     15646284      3.04%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv         1350      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead    139019840     27.05%     84.18% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite     81312943     15.82%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total    513978341                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt          10245540                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.019934                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        520997      5.09%      5.09% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult        97649      0.95%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead      6254475     61.05%     67.08% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite      3372419     32.92%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses    503719695                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads   1596841266                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses    470947680                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes    582317788                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded        518033512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued       513978341                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       417834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined     89699908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued        58277                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        44901                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined     59660210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples    599583651                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.857225                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.717899                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0    422510748     70.47%     70.47% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1     59290831      9.89%     80.36% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2     38104211      6.36%     86.71% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3     22198785      3.70%     90.41% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4     18158920      3.03%     93.44% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5     17276253      2.88%     96.32% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      8799107      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7      5887222      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8      7357574      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total    599583651                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.857224                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses     20504186                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads     41002884                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses     17382321                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes     25844385                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads     17420523                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores     11099272                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads    122038040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores     88089656                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads     623763885                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes      1486247                       # number of misc regfile writes
system.switch_cpus08.numCycles              599584391                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles               1658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles     188054043                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps    437228244                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents     17429973                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles       36924203                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents    206319233                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents       168455                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups    847200638                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts    521238051                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands    531624253                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles        66391098                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents     45955761                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       893123                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles    267698842                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps       94395930                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups    643257461                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     39622335                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       443392                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts       129267567                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       428325                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups     14410705                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads         1074159274                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes        1050036209                       # The number of ROB writes
system.switch_cpus08.timesIdled                    40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads       11587961                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes       5795917                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    99.243024                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits      36950127                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups     37231964                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       892045                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted     77164540                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits       133381                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups       161287                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses        27906                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups      86072194                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS       4204170                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted           61                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads       134593698                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes      134338962                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       891936                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches         67539773                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events     32898818                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       381691                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts     90768454                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts    350690605                       # Number of instructions committed
system.switch_cpus09.commit.committedOps    429520491                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples    587805090                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.730719                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.045522                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0    492931723     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1     24421497      4.15%     88.01% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2     12667609      2.16%     90.17% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3      5970898      1.02%     91.19% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4      6224798      1.06%     92.24% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5      6725043      1.14%     93.39% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6      1616797      0.28%     93.66% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7      4347907      0.74%     94.40% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8     32898818      5.60%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total    587805090                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls      3068374                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts       391995880                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads           101341806                       # Number of loads committed
system.switch_cpus09.commit.membars            529467                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu    241994066     56.34%     56.34% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult     13646061      3.18%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv         1412      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead    101341806     23.59%     83.11% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite     72537146     16.89%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total    429520491                       # Class of committed instruction
system.switch_cpus09.commit.refs            173878952                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts        17345117                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts         350690605                       # Number of Instructions Simulated
system.switch_cpus09.committedOps           429520491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.709725                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.709725                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles    494239991                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred          111                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved     35309310                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts    528029327                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles       27750660                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles        51714628                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       899360                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts          406                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles     24979096                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches          86072194                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines        58894134                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles           539045641                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes       112563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus09.fetch.Insts            455376916                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus09.fetch.SquashCycles       1798938                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.143553                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles     59638596                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches     41287678                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.759487                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples    599583738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.930266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.300477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0      491188047     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1       15692931      2.62%     84.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2       14688801      2.45%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3        6695268      1.12%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4        7535825      1.26%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5        9845585      1.64%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        6192486      1.03%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7        5868229      0.98%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8       41876566      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total    599583738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       906592                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches       74738615                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.858031                       # Inst execution rate
system.switch_cpus09.iew.exec_refs          220408576                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores         81387289                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles      24251427                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts    122257399                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       425407                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts        40142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts     88276212                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts    519584107                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts    139021287                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       550062                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts    514462094                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents       630442                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents    149442869                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       899360                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles    150217132                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked        63078                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads      9711400                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses         1812                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation        11957                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads     23831025                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads     20915582                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores     15739053                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents        11957                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect       635927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect       270665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers       530550396                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count           489334706                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.540532                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers       286779605                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.816123                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent            489480299                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads      628613409                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes     359168257                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.584889                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.584889                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu    278653820     54.11%     54.11% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult     15659821      3.04%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv         1412      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead    139231158     27.03%     84.18% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite     81465945     15.82%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total    515012156                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt          10271774                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.019945                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        525011      5.11%      5.11% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult        97085      0.95%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead      6264695     60.99%     67.05% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite      3384983     32.95%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses    504766128                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads   1598908456                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses    471940967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes    583772727                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded        519156295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued       515012156                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       427812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined     90063565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued        58622                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        46121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined     59904130                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples    599583738                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.858950                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.719229                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0    422162452     70.41%     70.41% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1     59397874      9.91%     80.32% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2     38191479      6.37%     86.69% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3     22239720      3.71%     90.39% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4     18181034      3.03%     93.43% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5     17324683      2.89%     96.32% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      8814183      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7      5898989      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8      7373324      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total    599583738                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.858948                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses     20517802                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads     41029990                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses     17393739                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes     25885958                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads     17421772                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores     11115046                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads    122257399                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores     88276212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads     624777454                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes      1520861                       # number of misc regfile writes
system.switch_cpus09.numCycles              599584504                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles               1546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles     188194882                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps    438021799                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents     17374441                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles       37027263                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents    205765900                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents       163180                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups    849032211                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts    522406985                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands    532822796                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles        66567003                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents     45281968                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       899360                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles    266499354                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps       94800949                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups    644668496                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     40395873                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       453966                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts       129394811                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       438659                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups     14429341                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads         1075191814                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes        1052358467                       # The number of ROB writes
system.switch_cpus09.timesIdled                    40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads       11595545                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes       5799847                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    99.184421                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits      36923087                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups     37226700                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       894478                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted     77122811                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits       130733                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups       175319                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses        44586                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups      86034320                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS       4199362                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads       134408850                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes      134151525                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       894367                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches         67413576                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events     32795689                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       382551                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts     91036892                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts    349995732                       # Number of instructions committed
system.switch_cpus10.commit.committedOps    428647184                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples    587769341                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.729278                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.043221                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0    492999506     83.88%     83.88% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1     24423190      4.16%     88.03% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2     12680151      2.16%     90.19% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3      5977002      1.02%     91.21% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4      6212693      1.06%     92.26% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5      6711927      1.14%     93.40% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6      1627514      0.28%     93.68% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7      4341669      0.74%     94.42% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8     32795689      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total    587769341                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls      3061354                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts       391189037                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads           101133723                       # Number of loads committed
system.switch_cpus10.commit.membars            530895                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu    241517128     56.34%     56.34% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult     13622200      3.18%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv         1398      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead    101133723     23.59%     83.12% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite     72372735     16.88%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total    428647184                       # Class of committed instruction
system.switch_cpus10.commit.refs            173506458                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts        17304285                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts         349995732                       # Number of Instructions Simulated
system.switch_cpus10.committedOps           428647184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.713118                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.713118                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles    494312555                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred          116                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved     35274215                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts    527469976                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles       27727709                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles        51734796                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       901813                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts          426                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles     24906374                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches          86034320                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines        58833295                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles           539102184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes       112602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts            455065758                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles       1803848                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.143490                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles     59579132                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches     41253182                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.758969                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples    599583256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.929504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.299727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0      491297316     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1       15650630      2.61%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2       14677981      2.45%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3        6695657      1.12%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4        7532585      1.26%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5        9836303      1.64%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        6183767      1.03%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7        5864997      0.98%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8       41844020      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total    599583256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       909318                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches       74631457                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.856706                       # Inst execution rate
system.switch_cpus10.iew.exec_refs          220023076                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores         81242891                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles      24358730                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts    122116860                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       426412                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts        37779                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts     88138946                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts    518977860                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts    138780185                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       551877                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts    513667226                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents       629374                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents    149589787                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       901813                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles    150362657                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked        65055                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads      9692532                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses         1783                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation        11962                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads     23756056                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads     20983118                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores     15766198                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents        11962                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect       638084                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect       271234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers       529706393                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count           488608977                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.540593                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers       286355480                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.814913                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent            488756082                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads      627639804                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes     358658553                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.583731                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.583731                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu    278265804     54.11%     54.11% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult     15640251      3.04%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv         1398      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead    138990608     27.03%     84.19% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite     81321044     15.81%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total    514219105                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt          10258466                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.019950                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        528172      5.15%      5.15% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult        97645      0.95%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead      6250561     60.93%     67.03% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite      3382088     32.97%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses    504001229                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads   1597392014                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses    471255683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes    583458870                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded        518549053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued       514219105                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       428807                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined     90330587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued        59135                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        46256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined     60118302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples    599583256                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.857628                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.718092                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0    422409248     70.45%     70.45% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1     59326593      9.89%     80.35% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2     38138887      6.36%     86.71% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3     22211517      3.70%     90.41% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4     18151347      3.03%     93.44% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5     17303749      2.89%     96.32% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      8793386      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7      5892494      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8      7356035      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total    599583256                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.857626                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses     20476342                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads     40947051                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses     17353294                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes     25860541                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads     17368190                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores     11035828                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads    122116860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores     88138946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads     623747665                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes      1524535                       # number of misc regfile writes
system.switch_cpus10.numCycles              599584045                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles               2004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles     188164232                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps    437157797                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents     17368936                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles       36994353                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents    204713962                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents       157295                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups    848079114                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts    521825381                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands    532284402                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles        66530683                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents     46167852                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       901813                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles    266303945                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps       95126508                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups    643923323                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     40688221                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       454582                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts       129136496                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       439609                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups     14407633                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads         1074654205                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes        1051184126                       # The number of ROB writes
system.switch_cpus10.timesIdled                    32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads       11568579                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes       5786363                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    99.198949                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits      36829424                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups     37126829                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       889134                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted     76924990                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits       131855                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups       157204                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses        25349                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups      85792202                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS       4191409                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads       134151159                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes      133899834                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       889021                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches         67298163                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events     32768808                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       375661                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts     90611391                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts    349435452                       # Number of instructions committed
system.switch_cpus11.commit.committedOps    427992193                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples    587828208                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.728091                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.042039                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0    493242584     83.91%     83.91% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1     24363198      4.14%     88.05% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2     12649031      2.15%     90.21% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3      5958141      1.01%     91.22% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4      6199557      1.05%     92.27% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5      6702055      1.14%     93.41% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6      1616295      0.27%     93.69% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7      4328539      0.74%     94.43% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8     32768808      5.57%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total    587828208                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls      3057028                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts       390600149                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads           101004533                       # Number of loads committed
system.switch_cpus11.commit.membars            519098                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu    241104379     56.33%     56.33% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult     13613299      3.18%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv         1354      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead    101004533     23.60%     83.11% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite     72268628     16.89%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total    427992193                       # Class of committed instruction
system.switch_cpus11.commit.refs            173273161                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts        17289585                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts         349435452                       # Number of Instructions Simulated
system.switch_cpus11.committedOps           427992193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.715863                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.715863                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles    494643058                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred          118                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved     35192444                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts    526315640                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles       27622125                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles        51493861                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       896388                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts          452                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles     24927353                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches          85792202                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines        58690305                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles           539254111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes       112128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts            453917895                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles           41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles       1793002                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.143086                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles     59432116                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches     41152688                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.757056                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples    599582788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.927307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.297422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0      491537951     81.98%     81.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1       15634529      2.61%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2       14642564      2.44%     87.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3        6675981      1.11%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4        7513808      1.25%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5        9811484      1.64%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        6168272      1.03%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7        5858179      0.98%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8       41740020      6.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total    599582788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       904022                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches       74480591                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.855141                       # Inst execution rate
system.switch_cpus11.iew.exec_refs          219677646                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores         81097267                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles      24333146                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts    121890969                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       418404                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts        52158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts     87971844                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts    517903349                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts    138580379                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       549911                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts    512728312                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents       635024                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents    149469439                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       896388                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles    150248761                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked        64079                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads      9682077                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses         1802                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation        11879                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads     23751956                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads     20886403                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores     15703192                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents        11879                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect       635585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect       268437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers       528778641                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count           487681252                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.540544                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers       285828348                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.813367                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent            487826761                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads      626515519                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes     357971969                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.582797                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.582797                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu    277684577     54.10%     54.10% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult     15626580      3.04%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv         1354      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead    138788917     27.04%     84.18% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite     81176795     15.82%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total    513278223                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt          10227479                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.019926                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        520925      5.09%      5.09% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult        97531      0.95%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead      6240213     61.01%     67.06% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite      3368810     32.94%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses    503051766                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads   1595522412                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses    470343537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes    582004311                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded        517482538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued       513278223                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       420811                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined     89911017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued        58064                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        45150                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined     59842221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples    599582788                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.856059                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.716500                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0    422653358     70.49%     70.49% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1     59267343      9.88%     80.38% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2     38122044      6.36%     86.73% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3     22166146      3.70%     90.43% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4     18129555      3.02%     93.45% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5     17257730      2.88%     96.33% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      8775303      1.46%     97.80% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7      5880806      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8      7330503      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total    599582788                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.856058                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses     20453936                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads     40902365                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses     17337715                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes     25820951                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads     17368794                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores     11077027                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads    121890969                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores     87971844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads     622700185                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes      1496925                       # number of misc regfile writes
system.switch_cpus11.numCycles              599583306                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               2743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles     188736883                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps    436481488                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents     17453885                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles       36892383                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents    205769205                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents       171713                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups    846318029                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts    520703985                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands    531119229                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles        66302815                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents     45808131                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       896388                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles    267027084                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps       94637602                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups    642572925                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     39727230                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       446493                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts       129285603                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       431481                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups     14387552                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads         1073659487                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes        1048963745                       # The number of ROB writes
system.switch_cpus11.timesIdled                    35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads       11558224                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes       5781073                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    99.221601                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits      36857477                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups     37146626                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       888263                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted     76984130                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits       128795                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups       167504                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses        38709                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups      85859576                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS       4196540                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads       134266749                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes      134019636                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       888149                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches         67341864                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events     32821155                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       370408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts     90742504                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts    349756361                       # Number of instructions committed
system.switch_cpus12.commit.committedOps    428418751                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples    587811581                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.728837                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.043327                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0    493199306     83.90%     83.90% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1     24347151      4.14%     88.05% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2     12634073      2.15%     90.20% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3      5943685      1.01%     91.21% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4      6209171      1.06%     92.26% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5      6711398      1.14%     93.40% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6      1610009      0.27%     93.68% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7      4335633      0.74%     94.42% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8     32821155      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total    587811581                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls      3059954                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts       391002310                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads           101136057                       # Number of loads committed
system.switch_cpus12.commit.membars            512882                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu    241288103     56.32%     56.32% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult     13634934      3.18%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv         1348      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead    101136057     23.61%     83.11% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite     72358309     16.89%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total    428418751                       # Class of committed instruction
system.switch_cpus12.commit.refs            173494366                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts        17323404                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts         349756361                       # Number of Instructions Simulated
system.switch_cpus12.committedOps           428418751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.714290                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.714290                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles    494543518                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred          122                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved     35223274                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts    526852637                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles       27644379                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles        51538936                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       895585                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts          425                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles     24960765                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches          85859576                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines        58737688                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles           539207948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes       111260                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts            454362023                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles       1791398                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.143199                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles     59479490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches     41182812                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.757796                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples    599583185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.928235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.298468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0      491432920     81.96%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1       15654276      2.61%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2       14665559      2.45%     87.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3        6671477      1.11%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4        7511264      1.25%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5        9823464      1.64%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        6167418      1.03%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7        5867081      0.98%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8       41789726      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total    599583185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       902778                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches       74542287                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.856145                       # Inst execution rate
system.switch_cpus12.iew.exec_refs          220010559                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores         81202229                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles      24286821                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts    122055649                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       413053                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts        38055                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts     88075332                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts    518455759                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts    138808330                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       544872                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts    513330322                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents       632767                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents    149479084                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       895585                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles    150254695                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked        63396                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads      9693863                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses         1769                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation        11949                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads     23819729                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads     20919559                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores     15716995                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents        11949                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect       636202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect       266576                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers       529473412                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count           488216917                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.540514                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers       286188011                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.814260                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent            488361842                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads      627267459                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes     358371053                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.583332                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.583332                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu    277925459     54.08%     54.08% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult     15651671      3.05%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv         1348      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     57.13% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead    139017694     27.05%     84.18% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite     81279022     15.82%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total    513875194                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt          10245805                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.019938                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        518797      5.06%      5.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult        97734      0.95%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead      6259534     61.09%     67.11% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite      3369740     32.89%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses    503630210                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads   1596661362                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses    470845114                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes    582645449                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded        518040375                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued       513875194                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       415384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined     90036865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued        58185                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        44976                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined     59883908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples    599583185                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.857054                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.717510                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0    422503705     70.47%     70.47% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1     59292386      9.89%     80.36% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2     38127690      6.36%     86.71% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3     22206362      3.70%     90.42% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4     18166566      3.03%     93.45% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5     17269629      2.88%     96.33% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      8780740      1.46%     97.79% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7      5879363      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8      7356744      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total    599583185                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.857053                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses     20490789                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads     40976201                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses     17371803                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes     25858151                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads     17440935                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores     11150547                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads    122055649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores     88075332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads     623570585                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes      1475864                       # number of misc regfile writes
system.switch_cpus12.numCycles              599583676                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles               2373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles     188327094                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps    436895473                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents     17451469                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles       36917218                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents    206345665                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents       177617                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups    847259028                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts    521264574                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands    531671037                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles        66377319                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents     45800137                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       895585                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles    267587757                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps       94775421                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups    643288077                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     39478208                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       440405                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts       129360137                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       425867                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups     14412523                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads         1074148028                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes        1050096129                       # The number of ROB writes
system.switch_cpus12.timesIdled                    36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads       11580945                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes       5792466                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    99.162821                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits      36953288                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups     37265265                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       894098                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted     77180645                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits       131298                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups       166357                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses        35059                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups      86085357                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS       4205395                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads       134516841                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes      134270166                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       893991                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches         67467278                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events     32860267                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       379090                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts     91202520                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts    350319723                       # Number of instructions committed
system.switch_cpus13.commit.committedOps    429067756                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples    587751554                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.730016                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.044581                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0    492958619     83.87%     83.87% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1     24406325      4.15%     88.02% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2     12671407      2.16%     90.18% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3      5965169      1.01%     91.20% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4      6213335      1.06%     92.25% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5      6715904      1.14%     93.40% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6      1615582      0.27%     93.67% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7      4344946      0.74%     94.41% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8     32860267      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total    587751554                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls      3064614                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts       391583324                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads           101249742                       # Number of loads committed
system.switch_cpus13.commit.membars            525324                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu    241720834     56.34%     56.34% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult     13640544      3.18%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv         1398      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead    101249742     23.60%     83.11% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite     72455238     16.89%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total    429067756                       # Class of committed instruction
system.switch_cpus13.commit.refs            173704980                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts        17331021                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts         350319723                       # Number of Instructions Simulated
system.switch_cpus13.committedOps           429067756                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.711536                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.711536                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles    494237614                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred          110                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved     35305850                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts    528031340                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles       27749947                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles        51721108                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       901431                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts          398                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles     24973807                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches          86085357                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines        58885514                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles           539051364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes       112845                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus13.fetch.Insts            455469906                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus13.fetch.SquashCycles       1803076                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.143575                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles     59630924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches     41289981                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.759642                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples    599583910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.930407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.300650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0      491179908     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1       15687807      2.62%     84.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2       14691531      2.45%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3        6696327      1.12%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4        7530006      1.26%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5        9844599      1.64%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        6201765      1.03%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7        5872035      0.98%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8       41879932      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total    599583910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       909401                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches       74697065                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.857726                       # Inst execution rate
system.switch_cpus13.iew.exec_refs          220335192                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores         81346189                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles      24379806                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts    122276088                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       422255                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts        38944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts     88260640                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts    519563043                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts    138989003                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       554436                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts    514279514                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents       633312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents    149634804                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       901431                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles    150412946                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked        62795                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads      9706643                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses         1816                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation        11917                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads     23821671                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads     21026313                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores     15805378                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents        11917                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect       638264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect       271137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers       530370135                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count           489157252                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.540575                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers       286704974                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.815827                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent            489304317                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads      628404343                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes     359072648                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.584270                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.584270                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu    278541304     54.10%     54.10% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult     15663714      3.04%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv         1398      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead    139202485     27.04%     84.18% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite     81425049     15.82%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total    514833950                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt          10266852                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.019942                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        525296      5.12%      5.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult        97392      0.95%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%      6.07% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead      6259361     60.97%     67.03% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite      3384803     32.97%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses    504594059                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads   1598570283                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses    471777115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes    584152223                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded        519138265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued       514833950                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       424778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined     90495142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued        59426                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        45688                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined     60213622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples    599583910                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.858652                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.718896                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0    422190585     70.41%     70.41% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1     59412566      9.91%     80.32% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2     38187763      6.37%     86.69% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3     22227801      3.71%     90.40% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4     18169974      3.03%     93.43% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5     17324137      2.89%     96.32% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      8805433      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7      5895932      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8      7369719      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total    599583910                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.858651                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses     20506743                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads     41007805                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses     17380137                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes     25916933                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads     17415205                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores     11069696                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads    122276088                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores     88260640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads     624548537                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes      1510221                       # number of misc regfile writes
system.switch_cpus13.numCycles              599584834                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles               1215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles     188121808                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps    437569312                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents     17433704                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles       37029946                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents    206127672                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents       160813                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups    849025558                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts    522392898                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands    532824467                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles        66566604                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents     45437715                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       901431                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles    267008731                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps       95255007                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups    644648611                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     39955386                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       450208                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts       129382207                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       435264                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups     14435351                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads         1075158066                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes        1052374950                       # The number of ROB writes
system.switch_cpus13.timesIdled                    36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads       11586506                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes       5795264                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    99.259655                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits      36847032                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups     37121862                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       888535                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted     76938590                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits       130412                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups       167188                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses        36776                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups      85825348                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS       4193915                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads       134237763                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes      133986945                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       888424                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches         67363655                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events     32820839                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       378592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts     90504419                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts    349815822                       # Number of instructions committed
system.switch_cpus14.commit.committedOps    428457890                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples    587842091                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.728866                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.043241                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0    493190934     83.90%     83.90% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1     24368645      4.15%     88.04% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2     12649153      2.15%     90.20% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3      5958234      1.01%     91.21% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4      6206405      1.06%     92.27% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5      6702448      1.14%     93.41% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6      1606366      0.27%     93.68% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7      4339067      0.74%     94.42% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8     32820839      5.58%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total    587842091                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls      3060478                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts       391029384                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads           101104961                       # Number of loads committed
system.switch_cpus14.commit.membars            526033                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu    241372659     56.34%     56.34% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult     13617143      3.18%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv         1372      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead    101104961     23.60%     83.11% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite     72361755     16.89%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total    428457890                       # Class of committed instruction
system.switch_cpus14.commit.refs            173466716                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts        17308632                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts         349815822                       # Number of Instructions Simulated
system.switch_cpus14.committedOps           428457890                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.714002                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.714002                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles    494561705                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved     35213318                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts    526667476                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles       27649773                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles        51545726                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       895805                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts          433                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles     24931458                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches          85825348                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines        58735561                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles           539212167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes       112540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts            454170158                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles       1791832                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.143141                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles     59476340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches     41171359                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.757474                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples    599584478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.927822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.297947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0      491477253     81.97%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1       15639454      2.61%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2       14657245      2.44%     87.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3        6683329      1.11%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4        7516076      1.25%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5        9821319      1.64%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        6163415      1.03%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7        5859021      0.98%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8       41767366      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total    599584478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       903562                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches       74535812                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.855903                       # Inst execution rate
system.switch_cpus14.iew.exec_refs          219904930                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores         81184602                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles      24210146                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts    121974613                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       421824                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts        40457                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts     88053326                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts    518264927                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts    138720328                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       547131                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts    513186528                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents       636197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents    148897680                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       895805                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles    149679711                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked        62621                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads      9690784                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses         1828                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation        11888                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads     23803705                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads     20869636                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores     15691553                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents        11888                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect       634333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect       269229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers       529231569                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count           488087214                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.540530                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers       286065415                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.814041                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent            488234567                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads      627066335                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes     358260829                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.583430                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.583430                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu    277914875     54.10%     54.10% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult     15625560      3.04%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv         1372      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead    138928944     27.04%     84.18% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite     81262909     15.82%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total    513733660                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt          10256889                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.019965                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        521201      5.08%      5.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult        96813      0.94%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%      6.03% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead      6264865     61.08%     67.10% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite      3374010     32.90%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses    503513638                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads   1596419066                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses    470731231                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes    582247714                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded        517840776                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued       513733660                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       424151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined     89806965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued        58680                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        45559                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined     59768509                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples    599584478                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.856816                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.717520                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0    422586504     70.48%     70.48% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1     59258655      9.88%     80.36% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2     38103275      6.35%     86.72% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3     22180893      3.70%     90.42% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4     18177370      3.03%     93.45% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5     17244320      2.88%     96.33% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      8791363      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7      5890266      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8      7351832      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total    599584478                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.856815                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses     20476911                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads     40948300                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses     17355983                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes     25835096                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads     17434756                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores     11155748                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads    121974613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores     88053326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads     623288846                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes      1508611                       # number of misc regfile writes
system.switch_cpus14.numCycles              599585180                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles                869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles     187790330                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps    436936420                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents     17428357                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles       36917817                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents    206070267                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents       177388                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups    846879508                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts    521066782                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands    531462630                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles        66358328                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents     46129894                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       895805                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles    267646118                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps       94526142                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups    643024955                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     39976069                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       449680                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts       129266828                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       434905                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups     14400114                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads         1073980126                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes        1049668955                       # The number of ROB writes
system.switch_cpus14.timesIdled                    31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads       11570390                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes       5787198                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    99.235452                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits      36900277                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups     37184571                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       889514                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted     77056698                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits       130091                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups       170697                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses        40606                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups      85953367                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS       4198610                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads       134407473                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes      134154300                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       889404                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches         67436209                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events     32833220                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       377085                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts     90673465                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts    350190366                       # Number of instructions committed
system.switch_cpus15.commit.committedOps    428918878                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples    587820117                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.729677                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.043984                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0    493039174     83.88%     83.88% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1     24413004      4.15%     88.03% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2     12660539      2.15%     90.18% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3      5969725      1.02%     91.20% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4      6220155      1.06%     92.26% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5      6719157      1.14%     93.40% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6      1622545      0.28%     93.68% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7      4342598      0.74%     94.41% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8     32833220      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total    587820117                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls      3063429                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts       391449141                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads           101224056                       # Number of loads committed
system.switch_cpus15.commit.membars            523714                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu    241620688     56.33%     56.33% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult     13637848      3.18%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv         1416      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead    101224056     23.60%     83.11% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite     72434870     16.89%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total    428918878                       # Class of committed instruction
system.switch_cpus15.commit.refs            173658926                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts        17329926                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts         350190366                       # Number of Instructions Simulated
system.switch_cpus15.committedOps           428918878                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.712168                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.712168                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles    494381891                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved     35261858                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts    527298434                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles       27708349                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles        51670649                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       896889                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts          391                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles     24926084                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches          85953367                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines        58799392                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles           539145583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes       112393                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.Insts            454754801                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.SquashCycles       1793998                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.143355                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles     59541282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches     41228978                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.758450                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples    599583864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.928976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.299202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0      491355589     81.95%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1       15652275      2.61%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2       14669098      2.45%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3        6687481      1.12%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4        7521459      1.25%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5        9834525      1.64%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        6176969      1.03%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7        5865963      0.98%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8       41820505      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total    599583864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       904189                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches       74630767                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.856896                       # Inst execution rate
system.switch_cpus15.iew.exec_refs          220143071                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores         81278544                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles      24146268                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts    122118225                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       420457                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts        41632                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts     88151981                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts    518888601                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts    138864527                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       547299                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts    513781601                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents       627670                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents    149162664                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       896889                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles    149932455                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked        62631                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads      9699697                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses         1815                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation        12002                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads     23800223                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads     20894138                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores     15717087                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents        12002                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect       636091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect       268098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers       529901940                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count           488687496                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.540533                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers       286429354                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.815043                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent            488832911                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads      627802061                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes     358702898                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.584055                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.584055                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu    278246574     54.10%     54.10% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult     15651061      3.04%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv         1416      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead    139073872     27.04%     84.18% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite     81355985     15.82%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total    514328908                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt          10257188                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.019943                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        522548      5.09%      5.09% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult        97605      0.95%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%      6.05% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead      6255477     60.99%     67.03% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite      3381558     32.97%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses    504085622                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads   1597561843                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses    471309374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes    583011356                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded        518465836                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued       514328908                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       422765                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined     89969594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued        58268                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        45680                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined     59810569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples    599583864                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.857810                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.718442                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0    422420142     70.45%     70.45% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1     59286375      9.89%     80.34% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2     38155539      6.36%     86.70% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3     22198858      3.70%     90.41% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4     18159715      3.03%     93.43% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5     17306889      2.89%     96.32% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      8799769      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7      5889654      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8      7366923      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total    599583864                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.857809                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses     20500474                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads     40995285                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses     17378122                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes     25857884                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads     17380997                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores     11022750                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads    122118225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores     88151981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads     624059535                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes      1502549                       # number of misc regfile writes
system.switch_cpus15.numCycles              599584746                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles               1303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles     187643255                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps    437411341                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents     17374880                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles       36967785                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents    205491320                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents       163320                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups    847890077                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts    521691860                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands    532097328                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles        66486983                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents     46439315                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       896889                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles    267351249                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps       94685850                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups    643789521                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     40237699                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       448203                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts       129223901                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       433456                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups     14414028                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads         1074575730                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes        1050950386                       # The number of ROB writes
system.switch_cpus15.timesIdled                    31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads       11585165                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes       5794557                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    99.204084                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits      36955675                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups     37252171                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       894703                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted     77184814                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits       133671                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups       167207                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses        33536                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups      86105849                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS       4205132                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads       134556222                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes      134296434                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       894595                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches         67500212                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events     32869774                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       386670                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts     91078437                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts    350436700                       # Number of instructions committed
system.switch_cpus16.commit.committedOps    429183700                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples    587766122                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.730195                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.044838                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0    492947637     83.87%     83.87% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1     24427194      4.16%     88.02% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2     12662227      2.15%     90.18% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3      5958609      1.01%     91.19% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4      6215478      1.06%     92.25% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5      6721808      1.14%     93.39% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6      1616684      0.28%     93.67% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7      4346711      0.74%     94.41% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8     32869774      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total    587766122                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls      3065943                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts       391680008                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads           101237625                       # Number of loads committed
system.switch_cpus16.commit.membars            536379                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu    241846288     56.35%     56.35% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult     13627153      3.18%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv         1428      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead    101237625     23.59%     83.11% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite     72471206     16.89%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total    429183700                       # Class of committed instruction
system.switch_cpus16.commit.refs            173708831                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts        17320158                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts         350436700                       # Number of Instructions Simulated
system.switch_cpus16.committedOps           429183700                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.710965                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.710965                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles    494252832                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred          109                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved     35312780                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts    528030655                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles       27742397                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles        51711276                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       902091                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts          394                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles     24975839                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches          86105849                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines        58900300                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles           539035767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes       113275                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.Insts            455478254                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.SquashCycles       1804398                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.143609                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles     59646473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches     41294478                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.759656                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples    599584439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.930376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.300555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0      491178026     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1       15689938      2.62%     84.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2       14688638      2.45%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3        6697467      1.12%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4        7535514      1.26%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5        9848031      1.64%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        6204126      1.03%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7        5869234      0.98%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8       41873465      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total    599584439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       909770                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches       74725517                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.857761                       # Inst execution rate
system.switch_cpus16.iew.exec_refs          220295102                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores         81344393                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles      24341986                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts    122227591                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       430713                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts        41247                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts     88248064                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts    519556815                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts    138950709                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       556949                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts    514300711                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents       634833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents    149396727                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       902091                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles    150174279                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked        64674                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads      9703489                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses         1840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation        12025                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads     23815676                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads     20989933                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores     15776834                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents        12025                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect       638034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect       271736                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers       530382485                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count           489184543                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.540547                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers       286696865                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.815872                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent            489331921                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads      628390398                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes     359067662                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.584466                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.584466                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu    278621222     54.12%     54.12% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult     15647651      3.04%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv         1428      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead    139163585     27.03%     84.19% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite     81423774     15.81%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total    514857660                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt          10288888                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.019984                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        526083      5.11%      5.11% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult        97104      0.94%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead      6282159     61.06%     67.11% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite      3383542     32.89%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses    504653521                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads   1598667808                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses    471814960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes    584063139                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded        519123696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued       514857660                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       433119                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined     90372976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued        59489                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        46449                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined     60122943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples    599584439                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.858691                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.719043                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0    422213665     70.42%     70.42% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1     59401237      9.91%     80.32% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2     38148099      6.36%     86.69% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3     22230093      3.71%     90.39% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4     18211995      3.04%     93.43% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5     17296151      2.88%     96.32% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      8810886      1.47%     97.79% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7      5902609      0.98%     98.77% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8      7369704      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total    599584439                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.858690                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses     20493027                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads     40980328                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses     17369583                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes     25877686                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads     17469757                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores     11221996                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads    122227591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores     88248064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads     624414939                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes      1540745                       # number of misc regfile writes
system.switch_cpus16.numCycles              599584915                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles               1134                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles     188062883                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps    437690092                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents     17366814                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles       37029521                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents    205648144                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents       157264                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups    848966200                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts    522399159                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands    532839188                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles        66553766                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents     44976646                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       902091                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles    266095533                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps       95148957                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups    644624669                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     40940640                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       459206                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts       129441689                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       443964                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups     14418679                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads         1075154715                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes        1052344625                       # The number of ROB writes
system.switch_cpus16.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads       11579473                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes       5791735                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    37.974632                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits     164360820                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups    432817418                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect      2873769                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted    374044610                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits     21137237                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups     21146183                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses         8946                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups     481324302                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS      30825387                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted          132                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads       754307922                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes      731889630                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts      2872215                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches        458819906                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events    186546262                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls     28287318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts    157722941                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts   2660681840                       # Number of instructions committed
system.switch_cpus17.commit.committedOps   3029838938                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples   2547248590                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     1.189456                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.327989                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0   1662831283     65.28%     65.28% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1    377426056     14.82%     80.10% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2    115362636      4.53%     84.63% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3     69690613      2.74%     87.36% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4     43569746      1.71%     89.07% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5     32770656      1.29%     90.36% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6     31245955      1.23%     91.58% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7     27805383      1.09%     92.68% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8    186546262      7.32%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total   2547248590                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls     28394794                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts      2515815940                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads           595702442                       # Number of loads committed
system.switch_cpus17.commit.membars          34572730                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu   1662826997     54.88%     54.88% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult     56726434      1.87%     56.75% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd     52266147      1.73%     58.48% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp     34573359      1.14%     59.62% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt     14227971      0.47%     60.09% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult     47145130      1.56%     61.65% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc     56735095      1.87%     63.52% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv      7938840      0.26%     63.78% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc     49220820      1.62%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu      3142887      0.10%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead    595702442     19.66%     85.17% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite    449332816     14.83%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total   3029838938                       # Class of committed instruction
system.switch_cpus17.commit.refs           1045035258                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts       466763380                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts        2660681840                       # Number of Instructions Simulated
system.switch_cpus17.committedOps          3029838938                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     0.965170                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               0.965170                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles   1958599791                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred         1576                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved    163155697                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts   3215405690                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles      143076863                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles       353843159                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles      2919264                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts         4735                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles    109568791                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches         481324302                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines       342218828                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles          2220700973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes       642297                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.switch_cpus17.fetch.Insts           2861053176                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus17.fetch.SquashCycles       5841636                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.187431                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles    344386015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches    216323444                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              1.114112                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples   2568007869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     1.265274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.640348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0     1963850161     76.47%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1       83330922      3.24%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2       55738514      2.17%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3       52970862      2.06%     83.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4       51918162      2.02%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5       30745368      1.20%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6       34615440      1.35%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7       32286093      1.26%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8      262552347     10.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total   2568007869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                  3364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts      3939425                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches      471186400                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           1.234619                       # Inst execution rate
system.switch_cpus17.iew.exec_refs         1127107460                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores        455773594                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles     202732129                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts    623161699                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts     28387983                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts        14590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts    460930638                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts   3187224903                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts    671333866                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts      5533807                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts   3170516095                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents      1871591                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents    118217314                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles      2919264                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles    120562853                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked         1159                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads     46985757                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses         1766                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation        76118                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads     51344137                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads     27459224                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores     11597789                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents        76118                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect      1633516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect      2305909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers      3078853078                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count          3117644879                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.602659                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers      1855497552                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             1.214031                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent           3118193422                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads     3236271899                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes    1938679031                       # number of integer regfile writes
system.switch_cpus17.ipc                     1.036087                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               1.036087                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu   1705589343     53.70%     53.70% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult     56756622      1.79%     55.49% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd     55433747      1.75%     57.23% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp     34574362      1.09%     58.32% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt     15530057      0.49%     58.81% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult     48671381      1.53%     60.34% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc     56735115      1.79%     62.13% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv      9503254      0.30%     62.43% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc     60870380      1.92%     64.35% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     64.35% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     64.35% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     64.35% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu      3142887      0.10%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc            3      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead    671705189     21.15%     85.59% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite    457537466     14.41%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total   3176049902                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt          78795485                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.024809                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu       4578773      5.81%      5.81% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult        10702      0.01%      5.82% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt          115      0.00%      5.82% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult      6101175      7.74%     13.57% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc      4045688      5.13%     18.70% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            1      0.00%     18.70% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc      1552323      1.97%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead     31787281     40.34%     61.01% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite     30719427     38.99%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses   2678944421                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads   7870871789                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses   2613137296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes   2688658732                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded       3158836917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued      3176049902                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded     28387986                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined    157385840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued        24599                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved       100668                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined    301991039                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples   2568007869                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     1.236776                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     1.945141                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0   1483593262     57.77%     57.77% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1    364738312     14.20%     71.98% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2    210862133      8.21%     80.19% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3    144816843      5.64%     85.83% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4    128504288      5.00%     90.83% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5     82155576      3.20%     94.03% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6     77291545      3.01%     97.04% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7     41774787      1.63%     98.67% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8     34271123      1.33%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total   2568007869                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 1.236774                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses    575900870                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads   1128055968                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses    504507583                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes    656027693                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads     42991598                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores     50717710                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads    623161699                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores    460930638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads    5023496121                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes    326035050                       # number of misc regfile writes
system.switch_cpus17.numCycles             2568011233                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.rename.BlockCycles     357622141                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps   3235242278                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents     40492959                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles      198884384                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents    104144469                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.ROBFullEvents       102853                       # Number of times rename has blocked due to ROB full
system.switch_cpus17.rename.RenameLookups   6108667362                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts   3197464254                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands   3445341767                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles       406073602                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents     54012193                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles      2919264                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles    269564224                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps      210099373                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups   3213544195                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles   1332944246                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts     38679972                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts       618036840                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts     28388000                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups    722275473                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads         5548261711                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes        6395888543                       # The number of ROB writes
system.switch_cpus17.timesIdled                    12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads      596921561                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes     376327007                       # number of vector regfile writes
system.switch_cpus18.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus18.branchPred.BTBHitPct    79.460139                       # BTB Hit Percentage
system.switch_cpus18.branchPred.BTBHits     219516045                       # Number of BTB hits
system.switch_cpus18.branchPred.BTBLookups    276259326                       # Number of BTB lookups
system.switch_cpus18.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus18.branchPred.condIncorrect      4241369                       # Number of conditional branches incorrect
system.switch_cpus18.branchPred.condPredicted    377529708                       # Number of conditional branches predicted
system.switch_cpus18.branchPred.indirectHits     14453266                       # Number of indirect target hits.
system.switch_cpus18.branchPred.indirectLookups     14458764                       # Number of indirect predictor lookups.
system.switch_cpus18.branchPred.indirectMisses         5498                       # Number of indirect misses.
system.switch_cpus18.branchPred.lookups     446029931                       # Number of BP lookups
system.switch_cpus18.branchPred.usedRAS      18643724                       # Number of times the RAS was used to get a target.
system.switch_cpus18.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus18.cc_regfile_reads       814100238                       # number of cc regfile reads
system.switch_cpus18.cc_regfile_writes      801604931                       # number of cc regfile writes
system.switch_cpus18.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus18.commit.branchMispredicts      4240275                       # The number of times a branch was mispredicted
system.switch_cpus18.commit.branches        420916134                       # Number of branches committed
system.switch_cpus18.commit.bw_lim_events    177479541                       # number cycles where commit BW limit reached
system.switch_cpus18.commit.commitNonSpecStalls     19117761                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus18.commit.commitSquashedInsts    109871437                       # The number of squashed insts skipped by commit
system.switch_cpus18.commit.committedInsts   2817567427                       # Number of instructions committed
system.switch_cpus18.commit.committedOps   3138884122                       # Number of ops (including micro ops) committed
system.switch_cpus18.commit.committed_per_cycle::samples   2552075416                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::mean     1.229934                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::stdev     2.350465                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::0   1633919956     64.02%     64.02% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::1    345549171     13.54%     77.56% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::2    210083040      8.23%     85.79% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::3     48532109      1.90%     87.70% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::4     29693934      1.16%     88.86% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::5     16711772      0.65%     89.51% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::6     25339631      0.99%     90.51% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::7     64766262      2.54%     93.05% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::8    177479541      6.95%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::total   2552075416                       # Number of insts commited each cycle
system.switch_cpus18.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus18.commit.function_calls     17066619                       # Number of function calls committed.
system.switch_cpus18.commit.int_insts      2685505790                       # Number of committed integer instructions.
system.switch_cpus18.commit.loads           665725896                       # Number of loads committed
system.switch_cpus18.commit.membars          21241599                       # Number of memory barriers committed
system.switch_cpus18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntAlu   1908334272     60.80%     60.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntMult    110475418      3.52%     64.32% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntDiv      2124065      0.07%     64.38% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatAdd     35322702      1.13%     65.51% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCmp     23366283      0.74%     66.25% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCvt      9615980      0.31%     66.56% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMult     31862821      1.02%     67.58% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMultAcc     38343535      1.22%     68.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatDiv      5365201      0.17%     68.97% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMisc     37446298      1.19%     70.16% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAlu      2124095      0.07%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemRead    665725896     21.21%     91.44% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemWrite    268777556      8.56%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::total   3138884122                       # Class of committed instruction
system.switch_cpus18.commit.refs            934503452                       # Number of memory references committed
system.switch_cpus18.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus18.commit.vec_insts       281336544                       # Number of committed Vector instructions.
system.switch_cpus18.committedInsts        2817567427                       # Number of Instructions Simulated
system.switch_cpus18.committedOps          3138884122                       # Number of Ops (including micro ops) Simulated
system.switch_cpus18.cpi                     0.911428                       # CPI: Cycles Per Instruction
system.switch_cpus18.cpi_total               0.911428                       # CPI: Total CPI of All Threads
system.switch_cpus18.decode.BlockedCycles   1898529345                       # Number of cycles decode is blocked
system.switch_cpus18.decode.BranchMispred         1119                       # Number of times decode detected a branch misprediction
system.switch_cpus18.decode.BranchResolved    213509708                       # Number of times decode resolved a branch
system.switch_cpus18.decode.DecodedInsts   3295017365                       # Number of instructions handled by decode
system.switch_cpus18.decode.IdleCycles      139165957                       # Number of cycles decode is idle
system.switch_cpus18.decode.RunCycles       416717902                       # Number of cycles decode is running
system.switch_cpus18.decode.SquashCycles      4271961                       # Number of cycles decode is squashing
system.switch_cpus18.decode.SquashedInsts         3830                       # Number of squashed instructions handled by decode
system.switch_cpus18.decode.UnblockCycles    109322866                       # Number of cycles decode is unblocking
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.fetch.Branches         446029931                       # Number of branches that fetch encountered
system.switch_cpus18.fetch.CacheLines       239511459                       # Number of cache lines fetched
system.switch_cpus18.fetch.Cycles          2322114739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus18.fetch.IcacheSquashes       817512                       # Number of outstanding Icache misses that were squashed
system.switch_cpus18.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus18.fetch.Insts           3031692343                       # Number of instructions fetch has processed
system.switch_cpus18.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus18.fetch.SquashCycles       8546110                       # Number of cycles fetch has spent squashing
system.switch_cpus18.fetch.branchRate        0.173687                       # Number of branch fetches per cycle
system.switch_cpus18.fetch.icacheStallCycles    241620142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus18.fetch.predictedBranches    252613035                       # Number of branches that fetch has predicted taken
system.switch_cpus18.fetch.rate              1.180560                       # Number of inst fetches per cycle
system.switch_cpus18.fetch.rateDist::samples   2568008035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::mean     1.314569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::stdev     2.693132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::0     1904339997     74.16%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::1      151847830      5.91%     80.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::2       45983302      1.79%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::3       51443421      2.00%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::4       53261967      2.07%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::5       18883125      0.74%     86.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::6       26523167      1.03%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::7       14724848      0.57%     88.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::8      301000378     11.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::total   2568008035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.idleCycles                  3198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus18.iew.branchMispredicts      4733551                       # Number of branch mispredicts detected at execute
system.switch_cpus18.iew.exec_branches      428933415                       # Number of branches executed
system.switch_cpus18.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus18.iew.exec_rate           1.255194                       # Inst execution rate
system.switch_cpus18.iew.exec_refs          982780065                       # number of memory reference insts executed
system.switch_cpus18.iew.exec_stores        271801073                       # Number of stores executed
system.switch_cpus18.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus18.iew.iewBlockCycles     334754957                       # Number of cycles IEW is blocking
system.switch_cpus18.iew.iewDispLoadInsts    685208915                       # Number of dispatched load instructions
system.switch_cpus18.iew.iewDispNonSpecInsts     19185672                       # Number of dispatched non-speculative instructions
system.switch_cpus18.iew.iewDispSquashedInsts      2263528                       # Number of squashed instructions skipped by dispatch
system.switch_cpus18.iew.iewDispStoreInsts    273680185                       # Number of dispatched store instructions
system.switch_cpus18.iew.iewDispatchedInsts   3248657288                       # Number of instructions dispatched to IQ
system.switch_cpus18.iew.iewExecLoadInsts    710978992                       # Number of load instructions executed
system.switch_cpus18.iew.iewExecSquashedInsts      7377903                       # Number of squashed instructions skipped in execute
system.switch_cpus18.iew.iewExecutedInsts   3223352878                       # Number of executed instructions
system.switch_cpus18.iew.iewIQFullEvents      9195537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus18.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus18.iew.iewLSQFullEvents    157839635                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus18.iew.iewSquashCycles      4271961                       # Number of cycles IEW is squashing
system.switch_cpus18.iew.iewUnblockCycles    170343125                       # Number of cycles IEW is unblocking
system.switch_cpus18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus18.iew.lsq.thread0.cacheBlocked      1427756                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus18.iew.lsq.thread0.forwLoads     26433152                       # Number of loads that had data forwarded from stores
system.switch_cpus18.iew.lsq.thread0.ignoredResponses          833                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.memOrderViolation        41677                       # Number of memory ordering violations
system.switch_cpus18.iew.lsq.thread0.rescheduledLoads     26426110                       # Number of loads that were rescheduled
system.switch_cpus18.iew.lsq.thread0.squashedLoads     19483019                       # Number of loads squashed
system.switch_cpus18.iew.lsq.thread0.squashedStores      4902629                       # Number of stores squashed
system.switch_cpus18.iew.memOrderViolationEvents        41677                       # Number of memory order violations
system.switch_cpus18.iew.predictedNotTakenIncorrect      1330504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus18.iew.predictedTakenIncorrect      3403047                       # Number of branches that were predicted taken incorrectly
system.switch_cpus18.iew.wb_consumers      3134314901                       # num instructions consuming a value
system.switch_cpus18.iew.wb_count          3190607662                       # cumulative count of insts written-back
system.switch_cpus18.iew.wb_fanout           0.682886                       # average fanout of values written-back
system.switch_cpus18.iew.wb_producers      2140378393                       # num instructions producing a value
system.switch_cpus18.iew.wb_rate             1.242443                       # insts written-back per cycle
system.switch_cpus18.iew.wb_sent           3192118634                       # cumulative count of insts sent to commit
system.switch_cpus18.int_regfile_reads     3601227136                       # number of integer regfile reads
system.switch_cpus18.int_regfile_writes    2321494307                       # number of integer regfile writes
system.switch_cpus18.ipc                     1.097179                       # IPC: Instructions Per Cycle
system.switch_cpus18.ipc_total               1.097179                       # IPC: Total IPC of All Threads
system.switch_cpus18.iq.FU_type_0::No_OpClass           70      0.00%      0.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntAlu   1937770513     59.98%     59.98% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntMult    110484716      3.42%     63.40% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntDiv      2124065      0.07%     63.46% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatAdd     37444749      1.16%     64.62% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCmp     23367179      0.72%     65.35% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCvt     10524764      0.33%     65.67% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMult     32913370      1.02%     66.69% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMultAcc     38343545      1.19%     67.88% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatDiv      6422578      0.20%     68.08% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMisc     44979011      1.39%     69.47% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatSqrt            0      0.00%     69.47% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAdd            0      0.00%     69.47% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAddAcc            0      0.00%     69.47% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAlu      2124095      0.07%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMisc          129      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShift            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAes            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAesMix            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdPredAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemRead    712252780     22.05%     91.58% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemWrite    271979217      8.42%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::total   3230730781                       # Type of FU issued
system.switch_cpus18.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus18.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus18.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus18.iq.fu_busy_cnt          57992628                       # FU busy when requested
system.switch_cpus18.iq.fu_busy_rate         0.017950                       # FU busy rate (busy events/executed inst)
system.switch_cpus18.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntAlu      11174725     19.27%     19.27% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntMult            0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntDiv             0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatAdd            0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCmp            0      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCvt           96      0.00%     19.27% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMult      4185098      7.22%     26.49% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMultAcc      2761657      4.76%     31.25% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatDiv            5      0.00%     31.25% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMisc       979384      1.69%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatSqrt            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAdd            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAddAcc            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAlu            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCmp            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCvt            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMisc            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMult            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMultAcc            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShift            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShiftAcc            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdDiv            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSqrt            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAdd            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAlu            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCmp            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCvt            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatDiv            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMisc            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMult            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatSqrt            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAdd            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAlu            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceCmp            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAes            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAesMix            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash2            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash2            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma2            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma3            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdPredAlu            0      0.00%     32.94% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemRead     25232766     43.51%     76.45% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemWrite     13658897     23.55%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.int_alu_accesses   2944829384                       # Number of integer alu accesses
system.switch_cpus18.iq.int_inst_queue_reads   8414503174                       # Number of integer instruction queue reads
system.switch_cpus18.iq.int_inst_queue_wakeup_accesses   2886096873                       # Number of integer instruction queue wakeup accesses
system.switch_cpus18.iq.int_inst_queue_writes   2960615401                       # Number of integer instruction queue writes
system.switch_cpus18.iq.iqInstsAdded       3229471615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus18.iq.iqInstsIssued      3230730781                       # Number of instructions issued
system.switch_cpus18.iq.iqNonSpecInstsAdded     19185673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus18.iq.iqSquashedInstsExamined    109773166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus18.iq.iqSquashedInstsIssued        74151                       # Number of squashed instructions issued
system.switch_cpus18.iq.iqSquashedNonSpecRemoved        67912                       # Number of squashed non-spec instructions that were removed
system.switch_cpus18.iq.iqSquashedOperandsExamined    201685924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus18.iq.issued_per_cycle::samples   2568008035                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::mean     1.258069                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::stdev     1.949135                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::0   1426076111     55.53%     55.53% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::1    436959928     17.02%     72.55% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::2    200654901      7.81%     80.36% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::3    149172341      5.81%     86.17% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::4    116678289      4.54%     90.71% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::5     54288553      2.11%     92.83% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::6    113308559      4.41%     97.24% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::7     40018071      1.56%     98.80% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::8     30851282      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::total   2568008035                       # Number of insts issued each cycle
system.switch_cpus18.iq.rate                 1.258067                       # Inst issue rate
system.switch_cpus18.iq.vec_alu_accesses    343893955                       # Number of vector alu accesses
system.switch_cpus18.iq.vec_inst_queue_reads    673033202                       # Number of vector instruction queue reads
system.switch_cpus18.iq.vec_inst_queue_wakeup_accesses    304510789                       # Number of vector instruction queue wakeup accesses
system.switch_cpus18.iq.vec_inst_queue_writes    397856658                       # Number of vector instruction queue writes
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.memDep0.conflictingLoads     63897696                       # Number of conflicting loads.
system.switch_cpus18.memDep0.conflictingStores     21074620                       # Number of conflicting stores.
system.switch_cpus18.memDep0.insertedLoads    685208915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus18.memDep0.insertedStores    273680185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus18.misc_regfile_reads    3801932721                       # number of misc regfile reads
system.switch_cpus18.misc_regfile_writes    220347054                       # number of misc regfile writes
system.switch_cpus18.numCycles             2568011233                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.rename.BlockCycles     642681066                       # Number of cycles rename is blocking
system.switch_cpus18.rename.CommittedMaps   3498047582                       # Number of HB maps that are committed
system.switch_cpus18.rename.IQFullEvents    231670358                       # Number of times rename has blocked due to IQ full
system.switch_cpus18.rename.IdleCycles      183588205                       # Number of cycles rename is idle
system.switch_cpus18.rename.LQFullEvents     34467106                       # Number of times rename has blocked due to LQ full
system.switch_cpus18.rename.ROBFullEvents        70371                       # Number of times rename has blocked due to ROB full
system.switch_cpus18.rename.RenameLookups   5774906236                       # Number of register rename lookups that rename has made
system.switch_cpus18.rename.RenamedInsts   3269537003                       # Number of instructions processed by rename
system.switch_cpus18.rename.RenamedOperands   3662929538                       # Number of destination operands rename has renamed
system.switch_cpus18.rename.RunCycles       478170278                       # Number of cycles rename is running
system.switch_cpus18.rename.SQFullEvents     23043526                       # Number of times rename has blocked due to SQ full
system.switch_cpus18.rename.SquashCycles      4271961                       # Number of cycles rename is squashing
system.switch_cpus18.rename.UnblockCycles    334972087                       # Number of cycles rename is unblocking
system.switch_cpus18.rename.UndoneMaps      164881953                       # Number of HB maps that are undone due to squashing
system.switch_cpus18.rename.int_rename_lookups   3620723561                       # Number of integer rename lookups
system.switch_cpus18.rename.serializeStallCycles    924324434                       # count of cycles rename stalled for serializing inst
system.switch_cpus18.rename.serializingInsts     26150250                       # count of serializing insts renamed
system.switch_cpus18.rename.skidInsts       661795431                       # count of insts added to the skid buffer
system.switch_cpus18.rename.tempSerializingInsts     19185676                       # count of temporary serializing insts renamed
system.switch_cpus18.rename.vec_rename_lookups    456720300                       # Number of vector rename lookups
system.switch_cpus18.rob.rob_reads         5623349757                       # The number of ROB reads
system.switch_cpus18.rob.rob_writes        6513444124                       # The number of ROB writes
system.switch_cpus18.timesIdled                    15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus18.vec_regfile_reads      377288989                       # number of vector regfile reads
system.switch_cpus18.vec_regfile_writes     244573313                       # number of vector regfile writes
system.switch_cpus19.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus19.branchPred.BTBHitPct    90.139551                       # BTB Hit Percentage
system.switch_cpus19.branchPred.BTBHits     207921687                       # Number of BTB hits
system.switch_cpus19.branchPred.BTBLookups    230666434                       # Number of BTB lookups
system.switch_cpus19.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus19.branchPred.condIncorrect      2346383                       # Number of conditional branches incorrect
system.switch_cpus19.branchPred.condPredicted    395704551                       # Number of conditional branches predicted
system.switch_cpus19.branchPred.indirectHits     16929064                       # Number of indirect target hits.
system.switch_cpus19.branchPred.indirectLookups     17160208                       # Number of indirect predictor lookups.
system.switch_cpus19.branchPred.indirectMisses       231144                       # Number of indirect misses.
system.switch_cpus19.branchPred.lookups     525669722                       # Number of BP lookups
system.switch_cpus19.branchPred.usedRAS      46743638                       # Number of times the RAS was used to get a target.
system.switch_cpus19.branchPredindirectMispredicted          350                       # Number of mispredicted indirect branches.
system.switch_cpus19.cc_regfile_reads       894859839                       # number of cc regfile reads
system.switch_cpus19.cc_regfile_writes      877196715                       # number of cc regfile writes
system.switch_cpus19.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus19.commit.branchMispredicts      2268369                       # The number of times a branch was mispredicted
system.switch_cpus19.commit.branches        507304960                       # Number of branches committed
system.switch_cpus19.commit.bw_lim_events    185884000                       # number cycles where commit BW limit reached
system.switch_cpus19.commit.commitNonSpecStalls     22288946                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus19.commit.commitSquashedInsts    119097345                       # The number of squashed insts skipped by commit
system.switch_cpus19.commit.committedInsts   2716892089                       # Number of instructions committed
system.switch_cpus19.commit.committedOps   3146701218                       # Number of ops (including micro ops) committed
system.switch_cpus19.commit.committed_per_cycle::samples   2552512779                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::mean     1.232786                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::stdev     2.363199                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::0   1703840139     66.75%     66.75% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::1    263438105     10.32%     77.07% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::2    169667658      6.65%     83.72% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::3     56398705      2.21%     85.93% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::4     78462879      3.07%     89.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::5     27779259      1.09%     90.09% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::6     34382367      1.35%     91.44% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::7     32659667      1.28%     92.72% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::8    185884000      7.28%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::total   2552512779                       # Number of insts commited each cycle
system.switch_cpus19.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus19.commit.function_calls     44661586                       # Number of function calls committed.
system.switch_cpus19.commit.int_insts      2640471946                       # Number of committed integer instructions.
system.switch_cpus19.commit.loads           590367917                       # Number of loads committed
system.switch_cpus19.commit.membars          24765077                       # Number of memory barriers committed
system.switch_cpus19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntAlu   1815316264     57.69%     57.69% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntMult     94047956      2.99%     60.68% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatAdd     41185331      1.31%     61.99% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCmp     27242123      0.87%     62.85% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCvt     11211519      0.36%     63.21% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMult     37148036      1.18%     64.39% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMultAcc     44705247      1.42%     65.81% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatDiv      6255850      0.20%     66.01% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMisc     38785743      1.23%     67.24% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAlu      2476435      0.08%     67.32% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMisc       154778      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemRead    590367917     18.76%     86.09% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemWrite    437804019     13.91%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::total   3146701218                       # Class of committed instruction
system.switch_cpus19.commit.refs           1028171936                       # Number of memory references committed
system.switch_cpus19.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus19.commit.vec_insts       368341765                       # Number of committed Vector instructions.
system.switch_cpus19.committedInsts        2716892089                       # Number of Instructions Simulated
system.switch_cpus19.committedOps          3146701218                       # Number of Ops (including micro ops) Simulated
system.switch_cpus19.cpi                     0.945202                       # CPI: Cycles Per Instruction
system.switch_cpus19.cpi_total               0.945202                       # CPI: Total CPI of All Threads
system.switch_cpus19.decode.BlockedCycles   1708706854                       # Number of cycles decode is blocked
system.switch_cpus19.decode.BranchMispred        78030                       # Number of times decode detected a branch misprediction
system.switch_cpus19.decode.BranchResolved    207268163                       # Number of times decode resolved a branch
system.switch_cpus19.decode.DecodedInsts   3288628722                       # Number of instructions handled by decode
system.switch_cpus19.decode.IdleCycles      289404150                       # Number of cycles decode is idle
system.switch_cpus19.decode.RunCycles       494010842                       # Number of cycles decode is running
system.switch_cpus19.decode.SquashCycles      2312898                       # Number of cycles decode is squashing
system.switch_cpus19.decode.SquashedInsts       312597                       # Number of squashed instructions handled by decode
system.switch_cpus19.decode.UnblockCycles     73571854                       # Number of cycles decode is unblocking
system.switch_cpus19.dtb.accesses                   0                       # DTB accesses
system.switch_cpus19.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.hits                       0                       # DTB hits
system.switch_cpus19.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.dtb.misses                     0                       # DTB misses
system.switch_cpus19.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus19.dtb.read_misses                0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus19.dtb.write_misses               0                       # DTB write misses
system.switch_cpus19.fetch.Branches         525669722                       # Number of branches that fetch encountered
system.switch_cpus19.fetch.CacheLines       437871402                       # Number of cache lines fetched
system.switch_cpus19.fetch.Cycles          2126010538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus19.fetch.IcacheSquashes       540502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus19.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.switch_cpus19.fetch.Insts           2871582071                       # Number of instructions fetch has processed
system.switch_cpus19.fetch.MiscStallCycles           97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus19.fetch.SquashCycles       4781824                       # Number of cycles fetch has spent squashing
system.switch_cpus19.fetch.branchRate        0.204699                       # Number of branch fetches per cycle
system.switch_cpus19.fetch.icacheStallCycles    439604926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus19.fetch.predictedBranches    271594389                       # Number of branches that fetch has predicted taken
system.switch_cpus19.fetch.rate              1.118212                       # Number of inst fetches per cycle
system.switch_cpus19.fetch.rateDist::samples   2568006599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::mean     1.290692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::stdev     2.563447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::0     1898010595     73.91%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::1       81905961      3.19%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::2       95495479      3.72%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::3       58435777      2.28%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::4       96391767      3.75%     86.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::5       44808453      1.74%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::6       28020937      1.09%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::7       30933836      1.20%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::8      234003794      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::total   2568006599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.idleCycles                  4634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus19.iew.branchMispredicts      2677363                       # Number of branch mispredicts detected at execute
system.switch_cpus19.iew.exec_branches      516085595                       # Number of branches executed
system.switch_cpus19.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus19.iew.exec_rate           1.264693                       # Inst execution rate
system.switch_cpus19.iew.exec_refs         1086742344                       # number of memory reference insts executed
system.switch_cpus19.iew.exec_stores        442109699                       # Number of stores executed
system.switch_cpus19.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus19.iew.iewBlockCycles      28847439                       # Number of cycles IEW is blocking
system.switch_cpus19.iew.iewDispLoadInsts    609337190                       # Number of dispatched load instructions
system.switch_cpus19.iew.iewDispNonSpecInsts     22368614                       # Number of dispatched non-speculative instructions
system.switch_cpus19.iew.iewDispSquashedInsts        22340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus19.iew.iewDispStoreInsts    445547220                       # Number of dispatched store instructions
system.switch_cpus19.iew.iewDispatchedInsts   3265774356                       # Number of instructions dispatched to IQ
system.switch_cpus19.iew.iewExecLoadInsts    644632645                       # Number of load instructions executed
system.switch_cpus19.iew.iewExecSquashedInsts      3674707                       # Number of squashed instructions skipped in execute
system.switch_cpus19.iew.iewExecutedInsts   3247745480                       # Number of executed instructions
system.switch_cpus19.iew.iewIQFullEvents       908273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus19.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus19.iew.iewLSQFullEvents     20675911                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus19.iew.iewSquashCycles      2312898                       # Number of cycles IEW is squashing
system.switch_cpus19.iew.iewUnblockCycles     21624642                       # Number of cycles IEW is unblocking
system.switch_cpus19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus19.iew.lsq.thread0.cacheBlocked         1627                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus19.iew.lsq.thread0.forwLoads     66569417                       # Number of loads that had data forwarded from stores
system.switch_cpus19.iew.lsq.thread0.ignoredResponses         1788                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.memOrderViolation        71146                       # Number of memory ordering violations
system.switch_cpus19.iew.lsq.thread0.rescheduledLoads     37102242                       # Number of loads that were rescheduled
system.switch_cpus19.iew.lsq.thread0.squashedLoads     18969272                       # Number of loads squashed
system.switch_cpus19.iew.lsq.thread0.squashedStores      7743199                       # Number of stores squashed
system.switch_cpus19.iew.memOrderViolationEvents        71146                       # Number of memory order violations
system.switch_cpus19.iew.predictedNotTakenIncorrect      1263662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus19.iew.predictedTakenIncorrect      1413701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus19.iew.wb_consumers      3134677340                       # num instructions consuming a value
system.switch_cpus19.iew.wb_count          3209044849                       # cumulative count of insts written-back
system.switch_cpus19.iew.wb_fanout           0.600083                       # average fanout of values written-back
system.switch_cpus19.iew.wb_producers      1881066155                       # num instructions producing a value
system.switch_cpus19.iew.wb_rate             1.249623                       # insts written-back per cycle
system.switch_cpus19.iew.wb_sent           3209663811                       # cumulative count of insts sent to commit
system.switch_cpus19.int_regfile_reads     3532947742                       # number of integer regfile reads
system.switch_cpus19.int_regfile_writes    2087181315                       # number of integer regfile writes
system.switch_cpus19.ipc                     1.057975                       # IPC: Instructions Per Cycle
system.switch_cpus19.ipc_total               1.057975                       # IPC: Total IPC of All Threads
system.switch_cpus19.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntAlu   1845085032     56.75%     56.75% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntMult     94076652      2.89%     59.64% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatAdd     43681765      1.34%     60.98% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCmp     27243061      0.84%     61.82% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCvt     11804423      0.36%     62.18% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMult     38350213      1.18%     63.36% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMultAcc     44705257      1.37%     64.74% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatDiv      7488492      0.23%     64.97% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMisc     47966044      1.48%     66.44% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatSqrt            0      0.00%     66.44% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAdd            0      0.00%     66.44% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAddAcc            0      0.00%     66.44% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAlu      2476435      0.08%     66.52% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMisc       154781      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemRead    644801604     19.83%     86.36% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemWrite    443586431     13.64%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::total   3251420190                       # Type of FU issued
system.switch_cpus19.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus19.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus19.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus19.iq.fu_busy_cnt          78188490                       # FU busy when requested
system.switch_cpus19.iq.fu_busy_rate         0.024047                       # FU busy rate (busy events/executed inst)
system.switch_cpus19.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntAlu       6233900      7.97%      7.97% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntMult      4917077      6.29%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntDiv             0      0.00%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatAdd            0      0.00%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCmp            0      0.00%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCvt          104      0.00%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMult      4580698      5.86%     20.12% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMultAcc      2886670      3.69%     23.81% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatDiv            4      0.00%     23.81% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMisc      1223683      1.57%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAddAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCvt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShift            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShiftAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdDiv            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCvt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatDiv            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAes            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAesMix            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma3            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdPredAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemRead     29002035     37.09%     62.47% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemWrite     29344319     37.53%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.int_alu_accesses   2872592740                       # Number of integer alu accesses
system.switch_cpus19.iq.int_inst_queue_reads   8258667819                       # Number of integer instruction queue reads
system.switch_cpus19.iq.int_inst_queue_wakeup_accesses   2811852064                       # Number of integer instruction queue wakeup accesses
system.switch_cpus19.iq.int_inst_queue_writes   2872220163                       # Number of integer instruction queue writes
system.switch_cpus19.iq.iqInstsAdded       3243405741                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus19.iq.iqInstsIssued      3251420190                       # Number of instructions issued
system.switch_cpus19.iq.iqNonSpecInstsAdded     22368615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus19.iq.iqSquashedInstsExamined    119073127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus19.iq.iqSquashedInstsIssued        14849                       # Number of squashed instructions issued
system.switch_cpus19.iq.iqSquashedNonSpecRemoved        79669                       # Number of squashed non-spec instructions that were removed
system.switch_cpus19.iq.iqSquashedOperandsExamined    239984272                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus19.iq.issued_per_cycle::samples   2568006599                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::mean     1.266126                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::stdev     1.918828                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::0   1444647425     56.26%     56.26% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::1    350609260     13.65%     69.91% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::2    244550283      9.52%     79.43% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::3    165458808      6.44%     85.87% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::4    142422808      5.55%     91.42% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::5     82936551      3.23%     94.65% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::6     65350345      2.54%     97.20% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::7     37391069      1.46%     98.65% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::8     34640050      1.35%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::total   2568006599                       # Number of insts issued each cycle
system.switch_cpus19.iq.rate                 1.266124                       # Inst issue rate
system.switch_cpus19.iq.vec_alu_accesses    457015940                       # Number of vector alu accesses
system.switch_cpus19.iq.vec_inst_queue_reads    890382496                       # Number of vector instruction queue reads
system.switch_cpus19.iq.vec_inst_queue_wakeup_accesses    397192785                       # Number of vector instruction queue wakeup accesses
system.switch_cpus19.iq.vec_inst_queue_writes    512698129                       # Number of vector instruction queue writes
system.switch_cpus19.itb.accesses                   0                       # DTB accesses
system.switch_cpus19.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.hits                       0                       # DTB hits
system.switch_cpus19.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.itb.misses                     0                       # DTB misses
system.switch_cpus19.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.itb.read_hits                  0                       # DTB read hits
system.switch_cpus19.itb.read_misses                0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.itb.write_hits                 0                       # DTB write hits
system.switch_cpus19.itb.write_misses               0                       # DTB write misses
system.switch_cpus19.memDep0.conflictingLoads     30995120                       # Number of conflicting loads.
system.switch_cpus19.memDep0.conflictingStores     18713432                       # Number of conflicting stores.
system.switch_cpus19.memDep0.insertedLoads    609337190                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus19.memDep0.insertedStores    445547220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus19.misc_regfile_reads    4581619877                       # number of misc regfile reads
system.switch_cpus19.misc_regfile_writes    256903286                       # number of misc regfile writes
system.switch_cpus19.numCycles             2568011233                       # number of cpu cycles simulated
system.switch_cpus19.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus19.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus19.rename.BlockCycles      59379912                       # Number of cycles rename is blocking
system.switch_cpus19.rename.CommittedMaps   3417185820                       # Number of HB maps that are committed
system.switch_cpus19.rename.IQFullEvents     25506235                       # Number of times rename has blocked due to IQ full
system.switch_cpus19.rename.IdleCycles      326114933                       # Number of cycles rename is idle
system.switch_cpus19.rename.LQFullEvents    199257798                       # Number of times rename has blocked due to LQ full
system.switch_cpus19.rename.ROBFullEvents       129441                       # Number of times rename has blocked due to ROB full
system.switch_cpus19.rename.RenameLookups   6099390314                       # Number of register rename lookups that rename has made
system.switch_cpus19.rename.RenamedInsts   3274314132                       # Number of instructions processed by rename
system.switch_cpus19.rename.RenamedOperands   3578887769                       # Number of destination operands rename has renamed
system.switch_cpus19.rename.RunCycles       530198299                       # Number of cycles rename is running
system.switch_cpus19.rename.SQFullEvents    303814374                       # Number of times rename has blocked due to SQ full
system.switch_cpus19.rename.SquashCycles      2312898                       # Number of cycles rename is squashing
system.switch_cpus19.rename.UnblockCycles    580536172                       # Number of cycles rename is unblocking
system.switch_cpus19.rename.UndoneMaps      161701924                       # Number of HB maps that are undone due to squashing
system.switch_cpus19.rename.int_rename_lookups   3520985903                       # Number of integer rename lookups
system.switch_cpus19.rename.serializeStallCycles   1069464382                       # count of cycles rename stalled for serializing inst
system.switch_cpus19.rename.serializingInsts     30478708                       # count of serializing insts renamed
system.switch_cpus19.rename.skidInsts       388729564                       # count of insts added to the skid buffer
system.switch_cpus19.rename.tempSerializingInsts     22368760                       # count of temporary serializing insts renamed
system.switch_cpus19.rename.vec_rename_lookups    567752230                       # Number of vector rename lookups
system.switch_cpus19.rob.rob_reads         5632425366                       # The number of ROB reads
system.switch_cpus19.rob.rob_writes        6547094864                       # The number of ROB writes
system.switch_cpus19.timesIdled                    22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus19.vec_regfile_reads      470333926                       # number of vector regfile reads
system.switch_cpus19.vec_regfile_writes     296489242                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         9384                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       990664                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31203858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3713589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62231749                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4704253                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          128661389                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           16                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     35260334                       # Transaction distribution
system.membus.trans_dist::CleanEvict        121354505                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           696023                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         454321                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          851909                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         5116                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         5116                       # Transaction distribution
system.membus.trans_dist::ReadExReq          29398367                       # Transaction distribution
system.membus.trans_dist::ReadExResp         29398362                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            906                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     128660512                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           157                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10423299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10473929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20897228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls0.port     14577615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls1.port     13278692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total     27856307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port     14543614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port     13273767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     27817381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port     13080689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port     14741601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     27822290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port     13068330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port     14727236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     27795566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port     13080495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port     14723768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     27804263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port     14595821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port     13272589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     27868410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port     14705488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port     13138416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     27843904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port     14653928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port     13139250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     27793178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port     13209727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port     14628720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     27838447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port     13100840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port     14736400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     27837240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port     13093247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port     14738631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     27831878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port     14546921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port     13260782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     27807703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port     14722666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port     13159263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     27881929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port     14677486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port     13125851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     27803337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port     13185963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port     14603522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     27789485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port     13087925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port     14755767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     27843692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              466134050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    643796480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    640555776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1284352256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls0.port    741935104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls1.port    664222592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total   1406157696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    740080128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    663867520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total   1403947648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    617770112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    786109568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total   1403879680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    616932864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    785307008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total   1402239872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    617819648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    785052160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total   1402871808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    742709760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    664045440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total   1406755200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    753332224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    651970048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total   1405302272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    750672896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    651894016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total   1402566912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    629193088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    775482880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total   1404675968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    618941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    785955968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total   1404897920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    618448512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    785768448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total   1404216960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    740247552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    662941696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total   1403189248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    754039808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    653106560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total   1407146368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    751622016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    651376512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total   1402998528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    627816576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    774205440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total   1402022016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    618067968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    786806016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total   1404873984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             23752210304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          8612985                       # Total snoops (count)
system.membus.snoopTraffic                  993417472                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         159436933                       # Request fanout histogram
system.membus.snoop_fanout::mean             4.092926                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.343608                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                69104929     43.34%     43.34% # Request fanout histogram
system.membus.snoop_fanout::1                17090401     10.72%     54.06% # Request fanout histogram
system.membus.snoop_fanout::2                 9945151      6.24%     60.30% # Request fanout histogram
system.membus.snoop_fanout::3                 6762572      4.24%     64.54% # Request fanout histogram
system.membus.snoop_fanout::4                 4843209      3.04%     67.58% # Request fanout histogram
system.membus.snoop_fanout::5                 3783147      2.37%     69.95% # Request fanout histogram
system.membus.snoop_fanout::6                 3189165      2.00%     71.95% # Request fanout histogram
system.membus.snoop_fanout::7                 2904648      1.82%     73.77% # Request fanout histogram
system.membus.snoop_fanout::8                 2984327      1.87%     75.65% # Request fanout histogram
system.membus.snoop_fanout::9                 3473719      2.18%     77.82% # Request fanout histogram
system.membus.snoop_fanout::10                4190777      2.63%     80.45% # Request fanout histogram
system.membus.snoop_fanout::11                4797065      3.01%     83.46% # Request fanout histogram
system.membus.snoop_fanout::12                5147110      3.23%     86.69% # Request fanout histogram
system.membus.snoop_fanout::13                5719036      3.59%     90.28% # Request fanout histogram
system.membus.snoop_fanout::14                6985409      4.38%     94.66% # Request fanout histogram
system.membus.snoop_fanout::15                6651609      4.17%     98.83% # Request fanout histogram
system.membus.snoop_fanout::16                 757567      0.48%     99.31% # Request fanout histogram
system.membus.snoop_fanout::17                  89150      0.06%     99.36% # Request fanout histogram
system.membus.snoop_fanout::18                 175847      0.11%     99.47% # Request fanout histogram
system.membus.snoop_fanout::19                 240262      0.15%     99.62% # Request fanout histogram
system.membus.snoop_fanout::20                 241322      0.15%     99.77% # Request fanout histogram
system.membus.snoop_fanout::21                 182857      0.11%     99.89% # Request fanout histogram
system.membus.snoop_fanout::22                 106553      0.07%     99.96% # Request fanout histogram
system.membus.snoop_fanout::23                  48201      0.03%     99.99% # Request fanout histogram
system.membus.snoop_fanout::24                  17036      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                   4725      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                    975      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                    150      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                     11      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      3      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              29                       # Request fanout histogram
system.membus.snoop_fanout::total           159436933                       # Request fanout histogram
system.membus.respLayer19.occupancy       88891300948                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer18.occupancy            511715                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            510681                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       88949266738                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy            555464                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       88866841702                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy            541661                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy       89013439287                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer34.occupancy            511948                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy       88871771928                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer30.occupancy            595173                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy       88927339550                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer54.occupancy            519650                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            522225                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy       89002081710                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer38.occupancy            487059                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy       89030153101                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        356461547215                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              33.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        353630116232                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              33.0                       # Layer utilization (%)
system.membus.respLayer51.occupancy       89138934045                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer59.occupancy       88860675542                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer26.occupancy            523107                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy       89008375896                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer22.occupancy            505376                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       89095101211                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer42.occupancy            588976                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            532957                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy       89003617553                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy        88925467642                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy             597105                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        67167718834                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy        89068841423                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             540979                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            557497                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy       88916106994                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.3                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions                28                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   166317.615385                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  220806.183852                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         7020                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       576799                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            13                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  929137153165                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      2162129                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    330590590                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     58735499                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      389326089                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    330590590                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     58735499                       # number of overall hits
system.cpu14.icache.overall_hits::total     389326089                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          184                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           61                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          245                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          184                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           61                       # number of overall misses
system.cpu14.icache.overall_misses::total          245                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst     10521326                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     10521326                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst     10521326                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     10521326                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    330590774                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     58735560                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    389326334                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    330590774                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     58735560                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    389326334                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 172480.754098                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 42944.187755                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 172480.754098                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 42944.187755                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            6                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            6                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      9384764                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      9384764                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      9384764                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      9384764                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 170632.072727                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 170632.072727                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 170632.072727                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 170632.072727                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    330590590                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     58735499                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     389326089                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          184                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           61                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst     10521326                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     10521326                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    330590774                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     58735560                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    389326334                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 172480.754098                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 42944.187755                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            6                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      9384764                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      9384764                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 170632.072727                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 170632.072727                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         193.565155                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         389326328                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             239                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1628980.451883                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206965069828                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   164.420919                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst    29.144236                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.263495                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.046706                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.310201                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     15183727265                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    15183727265                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    152971927                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data    156583896                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      309555823                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    152971927                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data    156583896                       # number of overall hits
system.cpu14.dcache.overall_hits::total     309555823                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      8815776                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data     20059793                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     28875569                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      8815776                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data     20059793                       # number of overall misses
system.cpu14.dcache.overall_misses::total     28875569                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 2086854688993                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 2086854688993                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 2086854688993                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 2086854688993                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    161787703                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data    176643689                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    338431392                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    161787703                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data    176643689                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    338431392                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.054490                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.113561                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.085322                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.054490                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.113561                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.085322                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 104031.716030                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 72270.599724                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 104031.716030                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 72270.599724                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      1911195                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets        13565                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           93376                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           481                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    20.467733                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    28.201663                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      4018612                       # number of writebacks
system.cpu14.dcache.writebacks::total         4018612                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data     10616758                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total     10616758                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data     10616758                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total     10616758                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      9443035                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      9443035                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      9443035                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      9443035                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 1061895021389                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 1061895021389                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 1061895021389                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 1061895021389                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.053458                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.027902                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.053458                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.027902                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 112452.725357                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 112452.725357                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 112452.725357                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 112452.725357                       # average overall mshr miss latency
system.cpu14.dcache.replacements             18123615                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     86859095                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     90663211                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     177522306                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      7168476                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data     13995069                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     21163545                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 1660319968078                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 1660319968078                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     94027571                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data    104658280                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    198685851                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.076238                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.133722                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.106518                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 118636.068752                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 78451.883561                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data      6338056                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total      6338056                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      7657013                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      7657013                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 935294682516                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 935294682516                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.073162                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.038538                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 122148.765128                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 122148.765128                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66112832                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     65920685                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    132033517                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data      1647300                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data      6064724                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      7712024                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data 426534720915                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total 426534720915                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67760132                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     71985409                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    139745541                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.024311                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.084249                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.055186                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 70330.442229                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 55307.753310                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data      4278702                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total      4278702                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data      1786022                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total      1786022                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data 126600338873                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total 126600338873                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.024811                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.012781                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 70883.975042                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 70883.975042                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       534391                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       379477                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       913868                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         3953                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        35265                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        39218                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   2067921428                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   2067921428                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       538344                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       414742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       953086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.007343                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.085029                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.041148                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 58639.484702                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 52728.885410                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        27617                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        27617                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data         7648                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total         7648                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    306609854                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    306609854                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.018440                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.008024                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 40090.200575                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40090.200575                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       523327                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       353008                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       876335                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        14569                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        21509                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        36078                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    381357436                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    381357436                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       537896                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       374517                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       912413                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.027085                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.057431                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.039541                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 17730.133247                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 10570.359665                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        16816                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        16816                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    303441085                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    303441085                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.044900                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.018430                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 18044.783837                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 18044.783837                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data      4847204                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total      4847204                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data      4306056                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total      4306056                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          57.009495                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         329676250                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        18233986                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.080317                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206965082330                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    22.903273                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    34.106221                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.357864                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.532910                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.890773                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       358530877                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      358530877                       # Number of data accesses
system.cpu15.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   197828.533333                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  221934.575072                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         4212                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       559696                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  929136347866                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      2967428                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    330581498                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     58799331                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      389380829                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    330581498                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     58799331                       # number of overall hits
system.cpu15.icache.overall_hits::total     389380829                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          184                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           61                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          245                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          184                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           61                       # number of overall misses
system.cpu15.icache.overall_misses::total          245                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      9576532                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      9576532                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      9576532                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      9576532                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    330581682                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     58799392                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    389381074                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    330581682                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     58799392                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    389381074                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 156992.327869                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 39087.885714                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 156992.327869                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 39087.885714                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            5                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           56                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           56                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      8954562                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      8954562                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      8954562                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      8954562                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 159902.892857                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 159902.892857                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 159902.892857                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 159902.892857                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    330581498                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     58799331                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     389380829                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          184                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           61                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      9576532                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      9576532                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    330581682                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     58799392                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    389381074                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 156992.327869                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 39087.885714                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           56                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      8954562                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      8954562                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 159902.892857                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 159902.892857                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         194.215221                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         389381069                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             240                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1622421.120833                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206967030856                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   164.450889                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst    29.764332                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.263543                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.047699                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.311242                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     15185862126                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    15185862126                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    152935721                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data    156828476                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      309764197                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    152935721                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data    156828476                       # number of overall hits
system.cpu15.dcache.overall_hits::total     309764197                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      8861876                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data     20028482                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     28890358                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      8861876                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data     20028482                       # number of overall misses
system.cpu15.dcache.overall_misses::total     28890358                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 2063865926228                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 2063865926228                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 2063865926228                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 2063865926228                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    161797597                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data    176856958                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    338654555                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    161797597                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data    176856958                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    338654555                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.054771                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.113247                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.085309                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.054771                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.113247                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.085309                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 103046.547723                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 71437.879940                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 103046.547723                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 71437.879940                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      1903066                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets        12202                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           93439                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           412                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.366935                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    29.616505                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      4035584                       # number of writebacks
system.cpu15.dcache.writebacks::total         4035584                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data     10590597                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total     10590597                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data     10590597                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total     10590597                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      9437885                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      9437885                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      9437885                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      9437885                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 1059782719377                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 1059782719377                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 1059782719377                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 1059782719377                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.053365                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.027869                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.053365                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.027869                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 112290.276834                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 112290.276834                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 112290.276834                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 112290.276834                       # average overall mshr miss latency
system.cpu15.dcache.replacements             18164524                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     86823320                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     90820550                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     177643870                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      7204859                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data     13976330                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     21181189                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 1650910283650                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 1650910283650                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     94028179                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data    104796880                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    198825059                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.076624                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.133366                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.106532                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 118121.873457                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 77942.285660                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data      6322071                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total      6322071                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      7654259                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      7654259                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 934588275694                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 934588275694                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.073039                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.038497                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 122100.424835                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 122100.424835                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66112401                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     66007926                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    132120327                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data      1657017                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data      6052152                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      7709169                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data 412955642578                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total 412955642578                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67769418                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     72060078                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    139829496                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.024451                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.083988                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.055133                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 68232.860407                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 53566.816680                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data      4268526                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total      4268526                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data      1783626                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total      1783626                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data 125194443683                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total 125194443683                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.024752                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.012756                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 70190.972593                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 70190.972593                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       534054                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       377931                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       911985                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         3978                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        35448                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        39426                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   2143737656                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   2143737656                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       538032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       413379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       951411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.007394                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.085752                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.041440                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 60475.560144                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 54373.704053                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        27504                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        27504                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data         7944                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total         7944                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    317471210                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    317471210                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.019217                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.008350                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 39963.646777                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39963.646777                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       522974                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       351387                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       874361                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        14570                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        21546                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        36116                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    376103024                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    376103024                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       537544                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       372933                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       910477                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.027105                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.057774                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.039667                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 17455.816578                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 10413.750803                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        16632                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        16632                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    299114628                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    299114628                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.044598                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.018267                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17984.284993                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17984.284993                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data      5204404                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total      5204404                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data      4618606                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total      4618606                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          57.002294                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         329921397                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        18275566                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           18.052595                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206967043358                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    22.901838                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    34.100456                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.357841                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.532820                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.890661                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       358792009                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      358792009                       # Number of data accesses
system.cpu16.numPwrStateTransitions                40                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   94431.526316                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  107442.116380                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         4244                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       296014                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            19                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  929137521095                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED      1794199                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    330583682                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     58900240                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      389483922                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    330583682                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     58900240                       # number of overall hits
system.cpu16.icache.overall_hits::total     389483922                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          185                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           60                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          245                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          185                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           60                       # number of overall misses
system.cpu16.icache.overall_misses::total          245                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst      9362212                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      9362212                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst      9362212                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      9362212                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    330583867                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     58900300                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    389484167                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    330583867                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     58900300                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    389484167                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 156036.866667                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 38213.110204                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 156036.866667                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 38213.110204                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            6                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            6                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           54                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           54                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      8368594                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      8368594                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      8368594                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      8368594                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 154973.962963                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 154973.962963                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 154973.962963                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 154973.962963                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    330583682                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     58900240                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     389483922                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          185                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           60                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst      9362212                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      9362212                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    330583867                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     58900300                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    389484167                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 156036.866667                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 38213.110204                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            6                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           54                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      8368594                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      8368594                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 154973.962963                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 154973.962963                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         193.696457                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         389484161                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             239                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1629640.841004                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206968991884                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   165.329992                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst    28.366465                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.264952                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.045459                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.310411                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     15189882752                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    15189882752                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    152966024                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data    156883232                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      309849256                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    152966024                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data    156883232                       # number of overall hits
system.cpu16.dcache.overall_hits::total     309849256                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      8836536                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data     20057172                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     28893708                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      8836536                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data     20057172                       # number of overall misses
system.cpu16.dcache.overall_misses::total     28893708                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 2055512291564                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 2055512291564                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 2055512291564                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 2055512291564                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    161802560                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data    176940404                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    338742964                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    161802560                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data    176940404                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    338742964                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.054613                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.113356                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.085297                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.054613                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.113356                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.085297                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 102482.657653                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 71140.481227                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 102482.657653                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 71140.481227                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      2007673                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         8936                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           95431                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           339                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    21.037954                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    26.359882                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      4031289                       # number of writebacks
system.cpu16.dcache.writebacks::total         4031289                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data     10600082                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total     10600082                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data     10600082                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total     10600082                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      9457090                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      9457090                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      9457090                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      9457090                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 1058532338527                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 1058532338527                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 1058532338527                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 1058532338527                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.053448                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.027918                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.053448                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.027918                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 111930.026946                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 111930.026946                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 111930.026946                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 111930.026946                       # average overall mshr miss latency
system.cpu16.dcache.replacements             18157322                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     86850922                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     90845049                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     177695971                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      7183938                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data     14008502                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     21192440                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 1653013696988                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 1653013696988                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     94034860                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data    104853551                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    198888411                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.076397                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.133601                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.106554                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 118000.746760                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 78000.159349                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data      6336171                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total      6336171                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      7672331                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      7672331                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 936691336190                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 936691336190                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.073172                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.038576                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 122086.929799                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 122086.929799                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66115102                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     66038183                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total    132153285                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data      1652598                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data      6048670                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      7701268                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data 402498594576                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total 402498594576                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67767700                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     72086853                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total    139854553                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.024386                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.083908                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.055066                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 66543.321850                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 52263.938169                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data      4263911                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total      4263911                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data      1784759                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total      1784759                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data 121841002337                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total 121841002337                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.024758                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.012762                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 68267.481681                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 68267.481681                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data       533119                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       387688                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       920807                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         4009                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        35838                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        39847                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   2082802070                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   2082802070                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data       537128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       423526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       960654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.007464                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.084618                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.041479                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 58117.140186                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 52269.984440                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        28144                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        28144                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data         7694                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total         7694                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    299689858                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    299689858                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.018167                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.008009                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 38951.112295                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38951.112295                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data       522022                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       360861                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total       882883                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        14614                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        21656                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        36270                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    383052350                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    383052350                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data       536636                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       382517                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       919153                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.027233                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.056614                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.039460                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 17688.047192                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total 10561.134546                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        16924                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        16924                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    304721658                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    304721658                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.044244                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.018413                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 18005.297684                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 18005.297684                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data      4722184                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total      4722184                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data      4203828                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total      4203828                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          57.014310                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         330017755                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        18268996                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           18.064362                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206969004386                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    22.913795                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    34.100514                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.358028                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.532821                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.890849                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       358891767                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      358891767                       # Number of data accesses
system.cpu17.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu17.pwrStateResidencyTicks::ON  929139315294                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst   1949091507                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst    342218751                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total     2291310258                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst   1949091507                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst    342218751                       # number of overall hits
system.cpu17.icache.overall_hits::total    2291310258                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          888                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst           77                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          965                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          888                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst           77                       # number of overall misses
system.cpu17.icache.overall_misses::total          965                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst     13602123                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total     13602123                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst     13602123                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total     13602123                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst   1949092395                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst    342218828                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total   2291311223                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst   1949092395                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst    342218828                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total   2291311223                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 176650.948052                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 14095.464249                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 176650.948052                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 14095.464249                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs          600                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          200                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.writebacks::.writebacks          313                       # number of writebacks
system.cpu17.icache.writebacks::total             313                       # number of writebacks
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst           28                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst           28                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           49                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           49                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst      9243639                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      9243639                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst      9243639                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      9243639                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst 188645.693878                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 188645.693878                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst 188645.693878                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 188645.693878                       # average overall mshr miss latency
system.cpu17.icache.replacements                  313                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst   1949091507                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst    342218751                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total    2291310258                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          888                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst           77                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          965                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst     13602123                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total     13602123                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst   1949092395                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst    342218828                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total   2291311223                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 176650.948052                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 14095.464249                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst           28                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           49                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst      9243639                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      9243639                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst 188645.693878                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 188645.693878                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         623.430890                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs        2291311195                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             937                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        2445369.471718                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   598.092966                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst    25.337925                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.958482                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.040606                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.999088                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     89361138634                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    89361138634                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    729957036                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data    950345192                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total     1680302228                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    729957036                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data    950345192                       # number of overall hits
system.cpu17.dcache.overall_hits::total    1680302228                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6846089                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data     22240340                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total     29086429                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6846089                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data     22240340                       # number of overall misses
system.cpu17.dcache.overall_misses::total     29086429                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 1058456834359                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 1058456834359                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 1058456834359                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 1058456834359                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    736803125                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data    972585532                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total   1709388657                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    736803125                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data    972585532                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total   1709388657                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.009292                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.022867                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.017016                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.009292                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.022867                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.017016                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 47591.755987                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 36390.057864                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 47591.755987                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 36390.057864                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs        54198                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets        63079                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs             967                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets           259                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    56.047570                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets   243.548263                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      4759294                       # number of writebacks
system.cpu17.dcache.writebacks::total         4759294                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data     13844859                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total     13844859                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data     13844859                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total     13844859                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      8395481                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      8395481                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      8395481                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      8395481                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data 289891710903                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total 289891710903                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data 289891710903                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total 289891710903                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.008632                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.004911                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.008632                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.004911                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 34529.494010                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 34529.494010                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 34529.494010                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 34529.494010                       # average overall mshr miss latency
system.cpu17.dcache.replacements             15243697                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data    415658593                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data    529353286                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     945011879                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      6173628                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data     22186556                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total     28360184                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 1056778519935                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 1056778519935                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data    421832221                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data    551539842                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    973372063                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.014635                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.040227                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.029136                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 47631.480971                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 37262.752595                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data     13801899                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total     13801899                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      8384657                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      8384657                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data 289563322986                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total 289563322986                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.015202                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.008614                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 34534.903811                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 34534.903811                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data    314298443                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data    420991906                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total    735290349                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       672461                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data        53784                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total       726245                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data   1678314424                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total   1678314424                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data    314970904                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data    421045690                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total    736016594                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.002135                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.000128                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.000987                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 31204.715603                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total  2310.947991                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data        42960                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total        42960                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data        10824                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total        10824                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data    328387917                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total    328387917                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 30338.868902                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 30338.868902                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data     19717750                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data     28287083                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total     48004833                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data         2072                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data          312                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total         2384                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data     30511473                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total     30511473                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data     19719822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data     28287395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total     48007217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.000105                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.000050                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 97793.182692                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 12798.436661                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data          312                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total          312                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data     30251265                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total     30251265                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 96959.182692                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 96959.182692                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data     19719822                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data     28287126                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total     48006948                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data     19719822                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data     28287126                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total     48006948                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse         255.999319                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs        1791557962                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs        15243953                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs          117.525812                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data   143.194092                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data   112.805227                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.559352                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.440645                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses     57788134257                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses    57788134257                       # Number of data accesses
system.cpu10.numPwrStateTransitions                40                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   202667.421053                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  232189.106842                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         5318                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       724351                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            19                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  929135464613                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      3850681                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    330569104                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     58833237                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      389402341                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    330569104                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     58833237                       # number of overall hits
system.cpu10.icache.overall_hits::total     389402341                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          184                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           58                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          242                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          184                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           58                       # number of overall misses
system.cpu10.icache.overall_misses::total          242                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      9389002                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      9389002                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      9389002                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      9389002                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    330569288                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     58833295                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    389402583                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    330569288                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     58833295                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    389402583                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 161879.344828                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 38797.528926                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 161879.344828                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 38797.528926                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          155                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            7                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           51                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           51                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      8419218                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      8419218                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      8419218                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      8419218                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 165082.705882                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 165082.705882                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 165082.705882                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 165082.705882                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    330569104                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     58833237                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     389402341                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          184                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           58                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          242                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      9389002                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      9389002                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    330569288                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     58833295                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    389402583                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 161879.344828                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 38797.528926                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           51                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      8419218                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      8419218                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 165082.705882                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 165082.705882                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         191.502592                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         389402576                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             235                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1657032.238298                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206957263222                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   164.449943                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst    27.052649                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.263542                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.043354                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.306895                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.376603                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     15186700972                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    15186700972                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    153008811                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data    156647393                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      309656204                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    153008811                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data    156647393                       # number of overall hits
system.cpu10.dcache.overall_hits::total     309656204                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      8823761                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data     20102622                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     28926383                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      8823761                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data     20102622                       # number of overall misses
system.cpu10.dcache.overall_misses::total     28926383                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 2057710202753                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 2057710202753                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 2057710202753                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 2057710202753                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    161832572                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data    176750015                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    338582587                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    161832572                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data    176750015                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    338582587                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.054524                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.113735                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.085434                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.054524                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.113735                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.085434                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 102360.289257                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 71136.104461                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 102360.289257                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 71136.104461                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      1988271                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         9367                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           96523                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           347                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.598935                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    26.994236                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      4029379                       # number of writebacks
system.cpu10.dcache.writebacks::total         4029379                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data     10648071                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total     10648071                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data     10648071                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total     10648071                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      9454551                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      9454551                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      9454551                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      9454551                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 1059598059442                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 1059598059442                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 1059598059442                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 1059598059442                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.053491                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.027924                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.053491                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.027924                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 112072.805937                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 112072.805937                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 112072.805937                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 112072.805937                       # average overall mshr miss latency
system.cpu10.dcache.replacements             18142937                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     86880010                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     90741772                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     177621782                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      7172498                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data     14015782                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     21188280                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 1649389346936                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 1649389346936                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     94052508                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data    104757554                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    198810062                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.076261                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.133793                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.106575                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 117680.864823                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 77844.419034                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data      6349916                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total      6349916                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      7665866                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      7665866                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 934908779155                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 934908779155                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.073177                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.038559                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 121957.359958                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 121957.359958                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66128801                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     65905621                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    132034422                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data      1651263                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data      6086840                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      7738103                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data 408320855817                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total 408320855817                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67780064                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     71992461                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    139772525                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.024362                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.084548                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.055362                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 67082.567608                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 52767.565360                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data      4298155                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total      4298155                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data      1788685                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total      1788685                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data 124689280287                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total 124689280287                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.024845                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.012797                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 69710.027359                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 69710.027359                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       529705                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       383475                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       913180                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         3953                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        35847                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        39800                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   2060163826                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   2060163826                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       533658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       419322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       952980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.007407                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.085488                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.041764                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 57471.024800                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 51762.910201                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        27801                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        27801                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data         8046                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total         8046                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    319796890                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    319796890                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.019188                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.008443                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 39746.071340                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39746.071340                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       518803                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       356562                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       875365                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        14394                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        21821                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        36215                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    381230630                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    381230630                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       533197                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       378383                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       911580                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.026996                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.057669                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.039728                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 17470.813895                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 10526.870910                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        16921                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        16921                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    302897266                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    302897266                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.044719                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.018562                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17900.671710                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17900.671710                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data      5743776                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total      5743776                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data      5121410                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total      5121410                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          57.007025                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         329794773                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        18253903                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.067083                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206957275724                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    22.902422                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    34.104603                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.357850                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.532884                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.890735                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       358701050                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      358701050                       # Number of data accesses
system.cpu11.numPwrStateTransitions                36                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   189079.705882                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  232615.715948                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         7363                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       727264                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            17                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  929136100939                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED      3214355                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    330606390                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     58690229                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      389296619                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    330606390                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     58690229                       # number of overall hits
system.cpu11.icache.overall_hits::total     389296619                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          184                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           75                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          259                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          184                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           75                       # number of overall misses
system.cpu11.icache.overall_misses::total          259                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst     10540972                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     10540972                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst     10540972                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     10540972                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    330606574                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     58690304                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    389296878                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    330606574                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     58690304                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    389296878                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 140546.293333                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 40698.733591                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 140546.293333                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 40698.733591                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst           13                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst           13                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           62                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           62                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      9212150                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      9212150                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      9212150                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      9212150                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 148583.064516                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 148583.064516                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 148583.064516                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 148583.064516                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    330606390                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     58690229                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     389296619                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          184                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           75                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst     10540972                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     10540972                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    330606574                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     58690304                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    389296878                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 140546.293333                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 40698.733591                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst           13                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           62                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      9212150                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      9212150                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 148583.064516                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 148583.064516                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         197.473682                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         389296865                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             246                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1582507.581301                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206959186744                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   164.448419                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst    33.025263                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.263539                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.052925                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.316464                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.394231                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     15182578488                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    15182578488                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    152919515                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data    156393659                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      309313174                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    152919515                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data    156393659                       # number of overall hits
system.cpu11.dcache.overall_hits::total     309313174                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      8832924                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data     20081230                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     28914154                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      8832924                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data     20081230                       # number of overall misses
system.cpu11.dcache.overall_misses::total     28914154                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 2081224580176                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 2081224580176                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 2081224580176                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 2081224580176                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    161752439                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data    176474889                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    338227328                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    161752439                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data    176474889                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    338227328                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.054608                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.113791                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.085487                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.054608                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.113791                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.085487                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 103640.293955                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 71979.438865                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 103640.293955                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 71979.438865                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      1991616                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets        12099                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           95084                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           463                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.945858                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    26.131749                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      4023434                       # number of writebacks
system.cpu11.dcache.writebacks::total         4023434                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data     10629820                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total     10629820                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data     10629820                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total     10629820                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      9451410                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      9451410                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      9451410                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      9451410                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 1062466290883                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 1062466290883                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 1062466290883                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 1062466290883                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.053557                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.027944                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.053557                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.027944                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 112413.522520                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 112413.522520                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 112413.522520                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 112413.522520                       # average overall mshr miss latency
system.cpu11.dcache.replacements             18149366                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     86809704                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     90565834                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     177375538                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      7184128                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data     14013870                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     21197998                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 1659158769646                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 1659158769646                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     93993832                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data    104579704                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    198573536                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.076432                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.134002                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.106751                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 118394.046016                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 78269.597424                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data      6347609                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total      6347609                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      7666261                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      7666261                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 936266082830                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 936266082830                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.073305                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.038607                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 122128.125149                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 122128.125149                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66109811                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     65827825                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    131937636                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data      1648796                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data      6067360                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      7716156                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data 422065810530                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total 422065810530                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67758607                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     71895185                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    139653792                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.024333                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.084392                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.055252                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 69563.337354                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 54698.973236                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data      4282211                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total      4282211                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data      1785149                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total      1785149                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data 126200208053                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total 126200208053                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.024830                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.012783                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 70694.495559                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 70694.495559                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data       539832                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       376634                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       916466                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         4043                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        34899                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        38942                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   2029946608                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   2029946608                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data       543875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       411533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       955408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.007434                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.084802                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.040760                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 58166.325912                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 52127.435879                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        27294                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        27294                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data         7605                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total         7605                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    318335716                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    318335716                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.018480                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.007960                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 41858.739776                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41858.739776                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data       528638                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       350602                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       879240                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        14771                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        21116                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        35887                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    370853970                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    370853970                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data       543409                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       371718                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       915127                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.027182                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.056807                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.039215                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 17562.699848                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10333.936244                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        16372                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        16372                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    294862045                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    294862045                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.044044                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.017890                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 18010.142011                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 18010.142011                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data      4113158                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total      4113158                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data      3654856                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total      3654856                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          57.005070                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         329463106                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        18259925                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           18.042961                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206959199246                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    22.900870                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    34.104199                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.357826                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.532878                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.890704                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       358357788                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      358357788                       # Number of data accesses
system.cpu12.numPwrStateTransitions                34                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   55316.625000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  78075.666135                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         8614                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       320903                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  929138430228                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED       885066                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    330581576                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     58737623                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      389319199                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    330581576                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     58737623                       # number of overall hits
system.cpu12.icache.overall_hits::total     389319199                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          184                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           64                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          248                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          184                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           64                       # number of overall misses
system.cpu12.icache.overall_misses::total          248                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst      9985526                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      9985526                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst      9985526                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      9985526                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    330581760                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     58737687                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    389319447                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    330581760                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     58737687                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    389319447                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 156023.843750                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 40264.217742                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 156023.843750                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 40264.217742                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            5                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            5                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           59                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           59                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst      9153492                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      9153492                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst      9153492                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      9153492                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 155143.932203                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 155143.932203                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 155143.932203                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 155143.932203                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    330581576                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     58737623                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     389319199                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          184                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           64                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          248                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst      9985526                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      9985526                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    330581760                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     58737687                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    389319447                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 156023.843750                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 40264.217742                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            5                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           59                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst      9153492                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      9153492                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 155143.932203                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 155143.932203                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         195.827727                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         389319442                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             243                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1602137.621399                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206961147772                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   164.440588                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst    31.387139                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.263527                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.050300                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.313826                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.389423                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     15183458676                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    15183458676                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    152974521                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data    156669065                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      309643586                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    152974521                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data    156669065                       # number of overall hits
system.cpu12.dcache.overall_hits::total     309643586                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      8840418                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data     20055924                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     28896342                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      8840418                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data     20055924                       # number of overall misses
system.cpu12.dcache.overall_misses::total     28896342                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 2074928570618                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 2074928570618                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 2074928570618                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 2074928570618                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    161814939                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data    176724989                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    338539928                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    161814939                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data    176724989                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    338539928                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.054633                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.113487                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.085356                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.054633                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.113487                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.085356                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 103457.141671                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 71805.925145                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 103457.141671                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 71805.925145                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      1988065                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets        13834                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           94656                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           438                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    21.003053                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    31.584475                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      4028129                       # number of writebacks
system.cpu12.dcache.writebacks::total         4028129                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data     10612758                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total     10612758                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data     10612758                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total     10612758                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      9443166                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      9443166                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      9443166                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      9443166                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 1061002460210                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 1061002460210                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 1061002460210                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 1061002460210                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.053434                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.027894                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.053434                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.027894                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 112356.646088                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 112356.646088                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 112356.646088                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 112356.646088                       # average overall mshr miss latency
system.cpu12.dcache.replacements             18150328                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     86856986                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     90743343                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     177600329                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      7187223                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data     13991531                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     21178754                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 1657696492016                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 1657696492016                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     94044209                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data    104734874                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    198779083                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.076424                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.133590                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.106544                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 118478.563355                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 78271.672262                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data      6334776                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total      6334776                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      7656755                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      7656755                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 935801298830                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 935801298830                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.073106                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.038519                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 122219.046950                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 122219.046950                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66117535                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     65925722                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    132043257                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data      1653195                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data      6064393                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      7717588                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data 417232078602                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total 417232078602                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67770730                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     71990115                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    139760845                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.024394                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.084239                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.055220                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 68800.303444                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 54062.497065                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data      4277982                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total      4277982                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data      1786411                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total      1786411                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data 125201161380                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total 125201161380                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.024815                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.012782                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 70085.305890                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 70085.305890                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       531870                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       371410                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       903280                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         3971                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        34752                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        38723                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   2003661922                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   2003661922                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       535841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       406162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       942003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.007411                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.085562                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.041107                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 57656.017553                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 51743.457945                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        26985                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        26985                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data         7767                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total         7767                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    313749544                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    313749544                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.019123                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.008245                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 40395.203296                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40395.203296                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       520843                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       345305                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       866148                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        14532                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        21118                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        35650                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    369260858                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    369260858                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       535375                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       366423                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       901798                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.027144                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.057633                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.039532                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 17485.597973                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 10357.948331                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        16314                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        16314                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    293730478                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    293730478                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.044522                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.018091                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 18004.810470                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 18004.810470                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data      4143520                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total      4143520                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data      3685674                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total      3685674                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          57.011046                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         329766292                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        18259657                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           18.059829                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206961160274                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    22.902798                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    34.108248                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.357856                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.532941                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.890798                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       358643386                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      358643386                       # Number of data accesses
system.cpu13.numPwrStateTransitions                38                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   160251.444444                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  195587.688187                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4281                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       635242                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            18                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  929136430768                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED      2884526                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    330623453                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     58885451                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      389508904                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    330623453                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     58885451                       # number of overall hits
system.cpu13.icache.overall_hits::total     389508904                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          184                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           62                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          246                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          184                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           62                       # number of overall misses
system.cpu13.icache.overall_misses::total          246                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst     11266088                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     11266088                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst     11266088                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     11266088                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    330623637                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     58885513                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    389509150                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    330623637                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     58885513                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    389509150                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 181711.096774                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 45797.105691                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 181711.096774                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 45797.105691                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs    90.500000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            7                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            7                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst     10251134                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     10251134                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst     10251134                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     10251134                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 186384.254545                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 186384.254545                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 186384.254545                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 186384.254545                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    330623453                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     58885451                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     389508904                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           62                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst     11266088                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     11266088                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    330623637                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     58885513                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    389509150                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 181711.096774                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 45797.105691                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            7                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst     10251134                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     10251134                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 186384.254545                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 186384.254545                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         193.362343                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         389509143                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             239                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1629745.368201                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206963108800                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   164.443066                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst    28.919277                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.263531                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.046345                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.309876                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     15190857089                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    15190857089                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    152861186                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data    156870765                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      309731951                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    152861186                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data    156870765                       # number of overall hits
system.cpu13.dcache.overall_hits::total     309731951                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      8858982                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data     20101843                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     28960825                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      8858982                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data     20101843                       # number of overall misses
system.cpu13.dcache.overall_misses::total     28960825                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 2061758327823                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 2061758327823                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 2061758327823                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 2061758327823                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    161720168                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data    176972608                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    338692776                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    161720168                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data    176972608                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    338692776                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.054780                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.113587                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.085508                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.054780                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.113587                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.085508                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 102565.636784                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 71191.284358                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 102565.636784                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 71191.284358                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      1909382                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         9856                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           93314                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           359                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    20.461903                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    27.454039                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      4044644                       # number of writebacks
system.cpu13.dcache.writebacks::total         4044644                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data     10632794                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total     10632794                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data     10632794                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total     10632794                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      9469049                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      9469049                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      9469049                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      9469049                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 1059007863140                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 1059007863140                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 1059007863140                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 1059007863140                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.053506                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.027958                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.053506                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.027958                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 111838.882990                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 111838.882990                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 111838.882990                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 111838.882990                       # average overall mshr miss latency
system.cpu13.dcache.replacements             18191658                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     86775321                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     90868561                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     177643882                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      7203707                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data     14025638                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     21229345                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 1654661457582                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 1654661457582                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     93979028                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data    104894199                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    198873227                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.076652                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.133712                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.106748                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 117974.059902                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 77942.181334                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data      6347396                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total      6347396                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      7678242                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      7678242                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 936346235295                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 936346235295                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.073200                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.038609                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 121947.997379                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 121947.997379                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66085865                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     66002204                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    132088069                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data      1655275                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data      6076205                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      7731480                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data 407096870241                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total 407096870241                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67741140                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     72078409                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    139819549                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.024435                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.084300                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.055296                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 66998.541070                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 52654.455582                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data      4285398                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total      4285398                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data      1790807                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total      1790807                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data 122661627845                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total 122661627845                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.024845                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.012808                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 68495.168851                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 68495.168851                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data       542252                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       379927                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       922179                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         4010                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        35242                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        39252                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   2062373614                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   2062373614                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data       546262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       415169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       961431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.007341                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.084886                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.040827                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 58520.334090                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 52541.873382                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        27603                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        27603                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data         7639                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total         7639                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    301382678                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    301382678                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.018400                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.007945                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 39453.158529                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39453.158529                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data       530819                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       353813                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       884632                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        14964                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        21410                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        36374                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    377572902                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    377572902                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data       545783                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       375223                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       921006                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.027417                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.057059                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.039494                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 17635.352732                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10380.296421                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        16617                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        16617                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    300584098                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    300584098                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.044286                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.018042                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 18088.950954                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 18088.950954                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data      4502506                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total      4502506                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data      4004038                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total      4004038                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          57.030845                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         329937913                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        18303000                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           18.026439                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206963121302                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    22.922329                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    34.108516                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.358161                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.532946                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.891107                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       358878213                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      358878213                       # Number of data accesses
system.switch_cpus18.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  929139315294                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   2000204364                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst    239511403                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     2239715767                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   2000204364                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst    239511403                       # number of overall hits
system.cpu18.icache.overall_hits::total    2239715767                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          874                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::.switch_cpus18.inst           55                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          929                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          874                       # number of overall misses
system.cpu18.icache.overall_misses::.switch_cpus18.inst           55                       # number of overall misses
system.cpu18.icache.overall_misses::total          929                       # number of overall misses
system.cpu18.icache.demand_miss_latency::.switch_cpus18.inst     13447833                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total     13447833                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::.switch_cpus18.inst     13447833                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total     13447833                       # number of overall miss cycles
system.cpu18.icache.demand_accesses::.cpu18.inst   2000205238                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst    239511458                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   2239716696                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   2000205238                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst    239511458                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   2239716696                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.demand_avg_miss_latency::.switch_cpus18.inst 244506.054545                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 14475.600646                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::.switch_cpus18.inst 244506.054545                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 14475.600646                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs         1109                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs   221.800000                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          295                       # number of writebacks
system.cpu18.icache.writebacks::total             295                       # number of writebacks
system.cpu18.icache.demand_mshr_hits::.switch_cpus18.inst            6                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::.switch_cpus18.inst            6                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu18.icache.demand_mshr_misses::.switch_cpus18.inst           49                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::.switch_cpus18.inst           49                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu18.icache.demand_mshr_miss_latency::.switch_cpus18.inst      9631866                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      9631866                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::.switch_cpus18.inst      9631866                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      9631866                       # number of overall MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.demand_avg_mshr_miss_latency::.switch_cpus18.inst 196568.693878                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 196568.693878                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::.switch_cpus18.inst 196568.693878                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 196568.693878                       # average overall mshr miss latency
system.cpu18.icache.replacements                  295                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   2000204364                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst    239511403                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    2239715767                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          874                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::.switch_cpus18.inst           55                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          929                       # number of ReadReq misses
system.cpu18.icache.ReadReq_miss_latency::.switch_cpus18.inst     13447833                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total     13447833                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst    239511458                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   2239716696                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_miss_latency::.switch_cpus18.inst 244506.054545                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 14475.600646                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_mshr_hits::.switch_cpus18.inst            6                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::.switch_cpus18.inst           49                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::.switch_cpus18.inst      9631866                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      9631866                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.inst 196568.693878                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 196568.693878                       # average ReadReq mshr miss latency
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         622.950443                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        2239716690                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             923                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        2426561.960997                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   600.389234                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_blocks::.switch_cpus18.inst    22.561209                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.962162                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::.switch_cpus18.inst     0.036156                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.998318                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses     87348952067                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses    87348952067                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    633389750                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    842676300                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total     1476066050                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    633389750                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    842676300                       # number of overall hits
system.cpu18.dcache.overall_hits::total    1476066050                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      6152122                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data     48531720                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total     54683842                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      6152122                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data     48531720                       # number of overall misses
system.cpu18.dcache.overall_misses::total     54683842                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data 2746016542851                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total 2746016542851                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data 2746016542851                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total 2746016542851                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    639541872                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    891208020                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total   1530749892                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    639541872                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    891208020                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total   1530749892                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.009620                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.054456                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.035724                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.009620                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.054456                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.035724                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data 56581.892067                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total 50216.232847                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data 56581.892067                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total 50216.232847                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs        77006                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets    195337651                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs            3173                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets       1426661                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    24.269146                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets   136.919458                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      3940191                       # number of writebacks
system.cpu18.dcache.writebacks::total         3940191                       # number of writebacks
system.cpu18.dcache.demand_mshr_hits::.switch_cpus18.data     40147620                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total     40147620                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::.switch_cpus18.data     40147620                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total     40147620                       # number of overall MSHR hits
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data      8384100                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total      8384100                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data      8384100                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total      8384100                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data 336128505768                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total 336128505768                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data 336128505768                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total 336128505768                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.009408                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.005477                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.009408                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.005477                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 40091.185192                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 40091.185192                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 40091.185192                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 40091.185192                       # average overall mshr miss latency
system.cpu18.dcache.replacements             14536122                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    453503587                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data    593021221                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total    1046524808                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      5814049                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data     48404137                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total     54218186                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data 2736332012007                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total 2736332012007                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data    641425358                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total   1100742994                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.012658                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.075463                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.049256                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data 56530.953377                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total 50468.896396                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_hits::.switch_cpus18.data     40036012                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total     40036012                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data      8368125                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total      8368125                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data 335836339308                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total 335836339308                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.013046                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.007602                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 40132.806251                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 40132.806251                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    179886163                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data    249655079                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    429541242                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data       338073                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data       127583                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total       465656                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data   9684530844                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total   9684530844                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data    249782662                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    430006898                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.001876                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000511                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.001083                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 75907.690241                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total 20797.607771                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_hits::.switch_cpus18.data       111608                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total       111608                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data        15975                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total        15975                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data    292166460                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total    292166460                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 18288.980282                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 18288.980282                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     13495618                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data     19117600                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     32613218                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data           73                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data          218                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total          291                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data     21298275                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total     21298275                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data     19117818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     32613509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data 97698.509174                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total 73189.948454                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_hits::.switch_cpus18.data          129                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data           89                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data       911145                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       911145                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data 10237.584270                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10237.584270                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     13495691                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data     19117632                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     32613323                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data     19117632                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     32613323                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.999312                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs        1555829008                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs        14536378                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          107.030032                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   135.311632                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data   120.687680                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.528561                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.471436                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     51085791546                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    51085791546                       # Number of data accesses
system.cpu19.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu19.pwrStateResidencyTicks::ON  929139315294                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.demand_hits::.cpu19.inst   1922448247                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::.switch_cpus19.inst    437871329                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total     2360319576                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::.cpu19.inst   1922448247                       # number of overall hits
system.cpu19.icache.overall_hits::.switch_cpus19.inst    437871329                       # number of overall hits
system.cpu19.icache.overall_hits::total    2360319576                       # number of overall hits
system.cpu19.icache.demand_misses::.cpu19.inst          862                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::.switch_cpus19.inst           71                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total          933                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::.cpu19.inst          862                       # number of overall misses
system.cpu19.icache.overall_misses::.switch_cpus19.inst           71                       # number of overall misses
system.cpu19.icache.overall_misses::total          933                       # number of overall misses
system.cpu19.icache.demand_miss_latency::.switch_cpus19.inst     14975304                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total     14975304                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::.switch_cpus19.inst     14975304                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total     14975304                       # number of overall miss cycles
system.cpu19.icache.demand_accesses::.cpu19.inst   1922449109                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::.switch_cpus19.inst    437871400                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total   2360320509                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::.cpu19.inst   1922449109                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::.switch_cpus19.inst    437871400                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total   2360320509                       # number of overall (read+write) accesses
system.cpu19.icache.demand_miss_rate::.cpu19.inst     0.000000                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::.switch_cpus19.inst     0.000000                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::.cpu19.inst     0.000000                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::.switch_cpus19.inst     0.000000                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu19.icache.demand_avg_miss_latency::.switch_cpus19.inst 210919.774648                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 16050.700965                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::.switch_cpus19.inst 210919.774648                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 16050.700965                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs         2662                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs   380.285714                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu19.icache.writebacks::total             292                       # number of writebacks
system.cpu19.icache.demand_mshr_hits::.switch_cpus19.inst           17                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::.switch_cpus19.inst           17                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu19.icache.demand_mshr_misses::.switch_cpus19.inst           54                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::.switch_cpus19.inst           54                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu19.icache.demand_mshr_miss_latency::.switch_cpus19.inst     12048381                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total     12048381                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::.switch_cpus19.inst     12048381                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total     12048381                       # number of overall MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_rate::.switch_cpus19.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::.switch_cpus19.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu19.icache.demand_avg_mshr_miss_latency::.switch_cpus19.inst 223118.166667                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 223118.166667                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::.switch_cpus19.inst 223118.166667                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 223118.166667                       # average overall mshr miss latency
system.cpu19.icache.replacements                  292                       # number of replacements
system.cpu19.icache.ReadReq_hits::.cpu19.inst   1922448247                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::.switch_cpus19.inst    437871329                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total    2360319576                       # number of ReadReq hits
system.cpu19.icache.ReadReq_misses::.cpu19.inst          862                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::.switch_cpus19.inst           71                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total          933                       # number of ReadReq misses
system.cpu19.icache.ReadReq_miss_latency::.switch_cpus19.inst     14975304                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total     14975304                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_accesses::.cpu19.inst   1922449109                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::.switch_cpus19.inst    437871400                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total   2360320509                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_miss_rate::.cpu19.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::.switch_cpus19.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_miss_latency::.switch_cpus19.inst 210919.774648                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 16050.700965                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_mshr_hits::.switch_cpus19.inst           17                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::.switch_cpus19.inst           54                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::.switch_cpus19.inst     12048381                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total     12048381                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::.switch_cpus19.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.inst 223118.166667                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 223118.166667                       # average ReadReq mshr miss latency
system.cpu19.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.tags.tagsinuse         623.927144                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs        2360320492                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs             916                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs        2576769.096070                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::.cpu19.inst   595.845512                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_blocks::.switch_cpus19.inst    28.081632                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::.cpu19.inst     0.954881                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::.switch_cpus19.inst     0.045003                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses     92052500767                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses    92052500767                       # Number of data accesses
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.demand_hits::.cpu19.data    690207921                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::.switch_cpus19.data    904737210                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total     1594945131                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::.cpu19.data    690207921                       # number of overall hits
system.cpu19.dcache.overall_hits::.switch_cpus19.data    904737210                       # number of overall hits
system.cpu19.dcache.overall_hits::total    1594945131                       # number of overall hits
system.cpu19.dcache.demand_misses::.cpu19.data      7003021                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::.switch_cpus19.data     34790771                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total     41793792                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::.cpu19.data      7003021                       # number of overall misses
system.cpu19.dcache.overall_misses::.switch_cpus19.data     34790771                       # number of overall misses
system.cpu19.dcache.overall_misses::total     41793792                       # number of overall misses
system.cpu19.dcache.demand_miss_latency::.switch_cpus19.data 1795877643518                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total 1795877643518                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::.switch_cpus19.data 1795877643518                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total 1795877643518                       # number of overall miss cycles
system.cpu19.dcache.demand_accesses::.cpu19.data    697210942                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::.switch_cpus19.data    939527981                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total   1636738923                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::.cpu19.data    697210942                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::.switch_cpus19.data    939527981                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total   1636738923                       # number of overall (read+write) accesses
system.cpu19.dcache.demand_miss_rate::.cpu19.data     0.010044                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::.switch_cpus19.data     0.037030                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.025535                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::.cpu19.data     0.010044                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::.switch_cpus19.data     0.037030                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.025535                       # miss rate for overall accesses
system.cpu19.dcache.demand_avg_miss_latency::.switch_cpus19.data 51619.368927                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total 42969.961747                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::.switch_cpus19.data 51619.368927                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total 42969.961747                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs        66760                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets         5820                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs            1639                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets            35                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs    40.732154                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets   166.285714                       # average number of cycles each access was blocked
system.cpu19.dcache.writebacks::.writebacks      8717998                       # number of writebacks
system.cpu19.dcache.writebacks::total         8717998                       # number of writebacks
system.cpu19.dcache.demand_mshr_hits::.switch_cpus19.data     24986792                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total     24986792                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::.switch_cpus19.data     24986792                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total     24986792                       # number of overall MSHR hits
system.cpu19.dcache.demand_mshr_misses::.switch_cpus19.data      9803979                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total      9803979                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::.switch_cpus19.data      9803979                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total      9803979                       # number of overall MSHR misses
system.cpu19.dcache.demand_mshr_miss_latency::.switch_cpus19.data 376591430233                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total 376591430233                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::.switch_cpus19.data 376591430233                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total 376591430233                       # number of overall MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_rate::.switch_cpus19.data     0.010435                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.005990                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::.switch_cpus19.data     0.010435                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.005990                       # mshr miss rate for overall accesses
system.cpu19.dcache.demand_avg_mshr_miss_latency::.switch_cpus19.data 38412.100866                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 38412.100866                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::.switch_cpus19.data 38412.100866                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 38412.100866                       # average overall mshr miss latency
system.cpu19.dcache.replacements             16806953                       # number of replacements
system.cpu19.dcache.ReadReq_hits::.cpu19.data    395853069                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::.switch_cpus19.data    489393165                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total     885246234                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_misses::.cpu19.data      6556260                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::.switch_cpus19.data     34619591                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total     41175851                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_miss_latency::.switch_cpus19.data 1774689020907                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total 1774689020907                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_accesses::.cpu19.data    402409329                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::.switch_cpus19.data    524012756                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total    926422085                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_miss_rate::.cpu19.data     0.016293                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::.switch_cpus19.data     0.066066                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.044446                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::.switch_cpus19.data 51262.564624                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total 43100.239043                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_mshr_hits::.switch_cpus19.data     24869645                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total     24869645                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::.switch_cpus19.data      9749946                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total      9749946                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::.switch_cpus19.data 372618662895                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total 372618662895                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::.switch_cpus19.data     0.018606                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.010524                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.data 38217.510425                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 38217.510425                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_hits::.cpu19.data    294354852                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::.switch_cpus19.data    415344045                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total    709698897                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_misses::.cpu19.data       446761                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::.switch_cpus19.data       171180                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total       617941                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_miss_latency::.switch_cpus19.data  21188622611                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total  21188622611                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_accesses::.cpu19.data    294801613                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::.switch_cpus19.data    415515225                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total    710316838                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_miss_rate::.cpu19.data     0.001515                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::.switch_cpus19.data     0.000412                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.000870                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_miss_latency::.switch_cpus19.data 123779.779244                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total 34289.070657                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_mshr_hits::.switch_cpus19.data       117147                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total       117147                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_misses::.switch_cpus19.data        54033                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total        54033                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_miss_latency::.switch_cpus19.data   3972767338                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total   3972767338                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_rate::.switch_cpus19.data     0.000130                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus19.data 73524.833676                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 73524.833676                       # average WriteReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_hits::.cpu19.data     15390145                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::.switch_cpus19.data     22288754                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total     37678899                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_misses::.cpu19.data           95                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::.switch_cpus19.data          265                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total          360                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_miss_latency::.switch_cpus19.data     23969577                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total     23969577                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_accesses::.cpu19.data     15390240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::.switch_cpus19.data     22289019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total     37679259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_miss_rate::.cpu19.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::.switch_cpus19.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus19.data 90451.233962                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total 66582.158333                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_mshr_hits::.switch_cpus19.data          151                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_misses::.switch_cpus19.data          114                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus19.data      1184697                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total      1184697                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus19.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus19.data 10392.078947                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10392.078947                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_hits::.cpu19.data     15390240                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::.switch_cpus19.data     22288794                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::total     37679034                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_accesses::.cpu19.data     15390240                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::.switch_cpus19.data     22288794                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total     37679034                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.tags.tagsinuse         255.999319                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs        1687110273                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs        16807209                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs          100.380157                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::.cpu19.data   137.897883                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_blocks::.switch_cpus19.data   118.101436                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::.cpu19.data     0.538664                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::.switch_cpus19.data     0.461334                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses     54803918121                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses    54803918121                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           28                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 302549.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 227400.273845                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        73515                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       815280                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 946583139893                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      4235693                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1053412624414                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           10                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 204999.200000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 105944.435777                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value       120687                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       381989                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            5                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 1035656235206                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      1024996                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 964342739798                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean       194725                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 195096.273271                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        18539                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       517652                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 1024379789616                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      1557800                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 975618652584                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 248586.300000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 236090.479693                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        34469                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       709862                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 998818879753                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      2485863                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1001178634384                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 254216.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 205513.681746                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        27387                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       601198                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 855796627489                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      2542165                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1144200830346                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 309067.444444                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 208424.275736                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        47108                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       623481                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 1056858817175                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      2781607                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 943138401218                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean       279606                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 180896.040896                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        50546                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       637042                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 1013236731450                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      2796060                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 986760472490                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         6804                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         3402                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 214921.817460                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 107153.376799                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows            1      0.03%      0.03% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         3401     99.97%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          606                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value       812358                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         3402                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 1069966945826                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    731164023                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 929301890151                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 256046.636364                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 211984.810334                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        13411                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       537222                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 964784422371                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED      2816513                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1035212761116                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 233578.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 193035.188546                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        25725                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       554870                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 876646179945                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      2335785                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 1123351484270                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 254003.375000                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 206714.008134                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        35245                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       506341                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 988111004459                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      2032027                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 1011886963514                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 228643.230769                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 190363.877681                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        23771                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       699958                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 1063299881856                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      2972362                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 936697145782                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 184867.133333                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 157124.281059                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        12802                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       450075                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 931969989615                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      2773007                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 1068027237378                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 276199.769231                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 221307.935603                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        29199                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       681546                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 1025659127877                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      3590597                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 974337281526                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    151963.800000                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   210290.173029                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         6374                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       661132                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   929137035837                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      2279457                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    330619792                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     58729881                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       389349673                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    330619792                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     58729881                       # number of overall hits
system.cpu8.icache.overall_hits::total      389349673                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          185                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           70                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           255                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          185                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           70                       # number of overall misses
system.cpu8.icache.overall_misses::total          255                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst     12525218                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     12525218                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst     12525218                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     12525218                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    330619977                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     58729951                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    389349928                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    330619977                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     58729951                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    389349928                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 178931.685714                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 49118.501961                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 178931.685714                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 49118.501961                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs    55.250000                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            7                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            7                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           63                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           63                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst     11307794                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     11307794                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst     11307794                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     11307794                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 179488.793651                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 179488.793651                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 179488.793651                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 179488.793651                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    330619792                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     58729881                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      389349673                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          185                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           70                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          255                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst     12525218                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     12525218                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    330619977                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     58729951                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    389349928                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 178931.685714                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 49118.501961                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            7                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           63                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst     11307794                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     11307794                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 179488.793651                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 179488.793651                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          198.671845                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          389349921                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              248                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1569959.358871                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206953144706                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   165.340963                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst    33.330882                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.264969                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.053415                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.318384                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.397436                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      15184647440                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     15184647440                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    152906578                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data    156749274                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       309655852                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    152906578                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data    156749274                       # number of overall hits
system.cpu8.dcache.overall_hits::total      309655852                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      8826237                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data     20035388                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      28861625                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      8826237                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data     20035388                       # number of overall misses
system.cpu8.dcache.overall_misses::total     28861625                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 2075992701248                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 2075992701248                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 2075992701248                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 2075992701248                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    161732815                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data    176784662                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    338517477                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    161732815                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data    176784662                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    338517477                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.054573                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.113332                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.085259                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.054573                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.113332                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.085259                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 103616.296388                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 71929.168966                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 103616.296388                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 71929.168966                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs      1893858                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets        10845                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs            92871                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            383                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    20.392351                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    28.315927                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      4024734                       # number of writebacks
system.cpu8.dcache.writebacks::total          4024734                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data     10597023                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total     10597023                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data     10597023                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total     10597023                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      9438365                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      9438365                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      9438365                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      9438365                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 1060693644517                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 1060693644517                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 1060693644517                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 1060693644517                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.053389                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.027881                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.053389                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.027881                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 112381.079193                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 112381.079193                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 112381.079193                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 112381.079193                       # average overall mshr miss latency
system.cpu8.dcache.replacements              18129020                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     86802694                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     90755574                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      177558268                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      7176601                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data     13980513                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     21157114                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 1656527560800                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 1656527560800                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     93979295                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data    104736087                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    198715382                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.076364                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.133483                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.106469                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 118488.324484                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 78296.480361                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data      6328492                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total      6328492                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      7652021                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      7652021                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 934677119630                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 934677119630                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.073060                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.038507                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 122147.746279                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 122147.746279                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66103884                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     65993700                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total     132097584                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data      1649636                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data      6054875                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      7704511                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data 419465140448                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total 419465140448                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67753520                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     72048575                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total    139802095                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.024348                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.084039                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.055110                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 69277.258481                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 54444.096510                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data      4268531                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total      4268531                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data      1786344                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total      1786344                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data 126016524887                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total 126016524887                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.024794                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.012778                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 70544.377168                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 70544.377168                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       542465                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       373701                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       916166                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         4007                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        34968                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        38975                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   2042001634                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   2042001634                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       546472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       408669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       955141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.007332                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.085566                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.040805                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 58396.294727                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 52392.601257                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        27202                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        27202                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data         7766                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         7766                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    316166282                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    316166282                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.019003                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.008131                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 40711.599536                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40711.599536                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       530945                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       347539                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       878484                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        15052                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        21318                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        36370                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    374281304                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    374281304                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       545997                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       368857                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       914854                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.027568                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.057795                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.039755                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 17557.055258                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 10290.934946                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        16527                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        16527                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    297811020                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    297811020                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.044806                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.018065                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 18019.666001                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 18019.666001                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data      5791998                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total      5791998                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data      5162498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total      5162498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           57.006448                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          329785980                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         18240047                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            18.080325                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206953157208                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    22.899618                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    34.106830                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.357807                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.532919                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.890726                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        358627519                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       358627519                       # Number of data accesses
system.cpu9.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    260177.500000                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   296294.903700                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value        25244                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       840824                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   929137233874                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED      2081420                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    330598600                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     58894074                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       389492674                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    330598600                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     58894074                       # number of overall hits
system.cpu9.icache.overall_hits::total      389492674                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          211                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           60                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           271                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          211                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           60                       # number of overall misses
system.cpu9.icache.overall_misses::total          271                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst     10832090                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total     10832090                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst     10832090                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total     10832090                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    330598811                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     58894134                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    389492945                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    330598811                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     58894134                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    389492945                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 180534.833333                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 39970.811808                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 180534.833333                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 39970.811808                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            6                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            6                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           54                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           54                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst      9648234                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total      9648234                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst      9648234                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total      9648234                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst       178671                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total       178671                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst       178671                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total       178671                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    330598600                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     58894074                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      389492674                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          211                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           60                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst     10832090                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total     10832090                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    330598811                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     58894134                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    389492945                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 180534.833333                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 39970.811808                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            6                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           54                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst      9648234                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total      9648234                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst       178671                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total       178671                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          217.518256                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          389492939                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              265                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1469784.675472                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206955105734                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   188.654909                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst    28.863347                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.302332                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.046255                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.348587                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.424679                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      15190225120                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     15190225120                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    152966629                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data    157003378                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       309970007                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    152966629                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data    157003378                       # number of overall hits
system.cpu9.dcache.overall_hits::total      309970007                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      8817628                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data     20062425                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      28880053                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      8817628                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data     20062425                       # number of overall misses
system.cpu9.dcache.overall_misses::total     28880053                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 2062786023416                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 2062786023416                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 2062786023416                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 2062786023416                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    161784257                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data    177065803                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    338850060                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    161784257                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data    177065803                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    338850060                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.054502                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.113305                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.085230                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.054502                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.113305                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.085230                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 102818.379304                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 71425.977765                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 102818.379304                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 71425.977765                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs      1896639                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets        11282                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs            93406                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            395                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    20.305323                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    28.562025                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      4024722                       # number of writebacks
system.cpu9.dcache.writebacks::total          4024722                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data     10607573                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total     10607573                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data     10607573                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total     10607573                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      9454852                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      9454852                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      9454852                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      9454852                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 1058238927669                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 1058238927669                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 1058238927669                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 1058238927669                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.053397                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.027903                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.053397                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.027903                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 111925.488381                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 111925.488381                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 111925.488381                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 111925.488381                       # average overall mshr miss latency
system.cpu9.dcache.replacements              18137048                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     86854062                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     90902001                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      177756063                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      7169241                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data     14006053                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     21175294                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 1653895898986                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 1653895898986                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     94023303                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data    104908054                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    198931357                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.076250                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.133508                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.106445                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 118084.366737                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 78104.979274                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data      6338171                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total      6338171                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      7667882                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      7667882                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 935027204758                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 935027204758                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.073091                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.038545                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 121940.739928                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 121940.739928                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66112567                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     66101377                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total     132213944                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data      1648387                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data      6056372                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      7704759                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data 408890124430                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total 408890124430                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67760954                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     72157749                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total    139918703                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.024327                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.083932                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.055066                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 67514.037188                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 53069.813661                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data      4269402                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total      4269402                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data      1786970                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total      1786970                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data 123211722911                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total 123211722911                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.024765                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.012771                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 68950.079135                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 68950.079135                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       535196                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       382421                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       917617                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         4052                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        35803                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        39855                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   2112562284                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   2112562284                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       539248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       418224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       957472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.007514                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.085607                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.041625                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 59005.175097                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 53006.204592                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        27893                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        27893                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data         7910                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total         7910                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    320491652                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    320491652                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.018913                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.008261                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 40517.275853                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40517.275853                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       524094                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       355929                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       880023                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        14673                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        21647                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        36320                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    379028492                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    379028492                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       538767                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       377576                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       916343                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.027234                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.057332                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.039636                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 17509.515961                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total 10435.806498                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        16764                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        16764                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    301267208                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    301267208                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.044399                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.018294                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17971.081365                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17971.081365                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data      4264968                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total      4264968                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data      3790660                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total      3790660                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           57.026618                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          330111540                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         18248038                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            18.090248                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206955118236                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    22.925471                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    34.101147                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.358210                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.532830                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.891041                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        358971913                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       358971913                       # Number of data accesses
system.cpu6.numPwrStateTransitions                 50                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           24                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    144642.833333                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   183968.739813                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         5125                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       611008                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             24                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   929135843866                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED      3471428                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    330591855                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     58837090                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       389428945                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    330591855                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     58837090                       # number of overall hits
system.cpu6.icache.overall_hits::total      389428945                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          186                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           244                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          186                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total          244                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst      8403130                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8403130                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst      8403130                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8403130                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    330592041                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     58837148                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    389429189                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    330592041                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     58837148                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    389429189                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 144881.551724                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 34439.057377                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 144881.551724                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 34439.057377                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           53                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      7773342                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7773342                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      7773342                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7773342                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 146666.830189                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 146666.830189                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 146666.830189                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 146666.830189                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    330591855                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     58837090                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      389428945                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          186                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst      8403130                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8403130                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    330592041                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     58837148                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    389429189                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 144881.551724                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 34439.057377                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           53                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      7773342                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7773342                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 146666.830189                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 146666.830189                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          194.411352                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          389429184                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              239                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1629410.811715                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206949222650                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   166.237686                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst    28.173666                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.266407                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.045150                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.311557                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      15187738610                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     15187738610                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    152991127                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data    156717305                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       309708432                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    152991127                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data    156717305                       # number of overall hits
system.cpu6.dcache.overall_hits::total      309708432                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      8810505                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data     20103290                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      28913795                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      8810505                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data     20103290                       # number of overall misses
system.cpu6.dcache.overall_misses::total     28913795                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 2057408368070                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 2057408368070                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 2057408368070                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 2057408368070                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    161801632                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data    176820595                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    338622227                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    161801632                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data    176820595                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    338622227                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.054453                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.113693                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.085387                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.054453                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.113693                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.085387                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 102341.873796                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 71156.635373                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 102341.873796                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 71156.635373                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      1974743                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         8841                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs            95575                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            315                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    20.661711                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    28.066667                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      4028408                       # number of writebacks
system.cpu6.dcache.writebacks::total          4028408                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data     10638614                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total     10638614                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data     10638614                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total     10638614                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      9464676                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      9464676                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      9464676                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      9464676                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 1059019328837                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 1059019328837                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 1059019328837                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 1059019328837                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.053527                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.027951                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.053527                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.027951                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 111891.767752                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 111891.767752                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 111891.767752                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 111891.767752                       # average overall mshr miss latency
system.cpu6.dcache.replacements              18139867                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     86870467                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     90788557                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      177659024                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      7161345                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data     14014519                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     21175864                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 1651158075312                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 1651158075312                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     94031812                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data    104803076                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    198834888                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.076159                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.133722                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.106500                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 117817.677176                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 77973.587066                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data      6343585                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total      6343585                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      7670934                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      7670934                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 935738610366                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 935738610366                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.073194                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.038579                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 121984.964330                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 121984.964330                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66120660                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     65928748                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     132049408                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data      1649160                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data      6088771                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      7737931                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data 406250292758                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total 406250292758                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67769820                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     72017519                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    139787339                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.024335                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.084546                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.055355                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 66721.230402                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 52501.152150                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data      4295029                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total      4295029                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data      1793742                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total      1793742                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data 123280718471                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total 123280718471                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.024907                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.012832                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 68728.233197                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68728.233197                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data       533935                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       379088                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       913023                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         4088                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        35303                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        39391                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   2062626340                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   2062626340                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data       538023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       414391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       952414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.007598                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.085192                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.041359                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 58426.375662                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 52362.883400                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        27466                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        27466                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data         7837                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         7837                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    328811890                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    328811890                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.018912                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.008229                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 41956.346816                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41956.346816                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data       522845                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       352422                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       875267                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        14679                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        21469                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        36148                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    377756860                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    377756860                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data       537524                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       373891                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       911415                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.027309                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.057420                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.039661                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 17595.456705                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 10450.283833                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        16658                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        16658                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    300463204                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    300463204                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.044553                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.018277                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 18037.171569                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 18037.171569                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data      4218532                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      4218532                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data      3755988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      3755988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           57.007504                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          329843067                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         18250634                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            18.072965                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206949235152                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    22.903799                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    34.103705                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.357872                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.532870                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.890742                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        358736690                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       358736690                       # Number of data accesses
system.cpu7.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    115764.466667                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   143726.385314                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         7416                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       431599                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   929137578827                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      1736467                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    330578321                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     58815215                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       389393536                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    330578321                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     58815215                       # number of overall hits
system.cpu7.icache.overall_hits::total      389393536                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          185                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           61                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           246                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          185                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           61                       # number of overall misses
system.cpu7.icache.overall_misses::total          246                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      9998028                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9998028                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      9998028                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9998028                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    330578506                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     58815276                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    389393782                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    330578506                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     58815276                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    389393782                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 163902.098361                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 40642.390244                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 163902.098361                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 40642.390244                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           55                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           55                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      8604354                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8604354                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      8604354                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8604354                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 156442.800000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156442.800000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 156442.800000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156442.800000                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    330578321                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     58815215                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      389393536                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          185                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           61                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      9998028                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9998028                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    330578506                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     58815276                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    389393782                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 163902.098361                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 40642.390244                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           55                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      8604354                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8604354                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 156442.800000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156442.800000                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          194.186497                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          389393776                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              240                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1622474.066667                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206951183678                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   165.343859                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst    28.842638                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.264974                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.046222                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.311196                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      15186357738                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     15186357738                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    152985116                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data    156871520                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       309856636                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    152985116                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data    156871520                       # number of overall hits
system.cpu7.dcache.overall_hits::total      309856636                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      8843471                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data     20075770                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      28919241                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      8843471                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data     20075770                       # number of overall misses
system.cpu7.dcache.overall_misses::total     28919241                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 2059214964779                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 2059214964779                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 2059214964779                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 2059214964779                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    161828587                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data    176947290                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    338775877                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    161828587                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data    176947290                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    338775877                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.054647                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.113456                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.085364                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.054647                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.113456                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.085364                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 102572.153635                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 71205.705737                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 102572.153635                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 71205.705737                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      1910025                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        10866                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs            93545                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            350                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    20.418248                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    31.045714                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      4035363                       # number of writebacks
system.cpu7.dcache.writebacks::total          4035363                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data     10620428                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total     10620428                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data     10620428                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total     10620428                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      9455342                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      9455342                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      9455342                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      9455342                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 1058912087191                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 1058912087191                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 1058912087191                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 1058912087191                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.053436                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027910                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.053436                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027910                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 111990.881683                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 111990.881683                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 111990.881683                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 111990.881683                       # average overall mshr miss latency
system.cpu7.dcache.replacements              18165683                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     86866102                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     90880078                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      177746180                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      7188697                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data     13997749                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     21186446                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 1651813518358                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 1651813518358                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     94054799                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data    104877827                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    198932626                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.076431                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.133467                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.106501                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 118005.653506                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 77965.578482                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data      6332288                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total      6332288                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      7665461                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      7665461                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 936003213794                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 936003213794                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.073089                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.038533                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 122106.578299                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 122106.578299                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66119014                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     65991442                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     132110456                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data      1654774                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data      6078021                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      7732795                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data 407401446421                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total 407401446421                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67773788                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     72069463                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    139843251                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.024416                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.084336                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.055296                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 67028.634225                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 52684.889024                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data      4288140                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total      4288140                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data      1789881                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total      1789881                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data 122908873397                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total 122908873397                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.024835                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012799                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 68668.740211                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68668.740211                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data       530050                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       368976                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       899026                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         3981                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        34667                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        38648                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   2112508106                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   2112508106                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data       534031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       403643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       937674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.007455                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.085885                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.041217                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 60937.147893                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 54660.218019                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        26997                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        26997                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data         7670                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         7670                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    293572024                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    293572024                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.019002                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.008180                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 38275.361669                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38275.361669                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data       519231                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       343075                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       862306                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        14307                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        21116                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        35423                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    370770028                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    370770028                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data       533538                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       364191                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       897729                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.026815                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.057981                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.039458                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 17558.724569                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 10466.929057                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        16397                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        16397                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    294844387                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    294844387                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.045023                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.018265                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17981.605599                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17981.605599                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data      4750760                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      4750760                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data      4233086                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      4233086                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           57.009721                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          329986426                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         18275004                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            18.056709                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206951196180                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    22.903632                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    34.106090                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.357869                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.532908                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.890777                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        358886284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       358886284                       # Number of data accesses
system.cpu4.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    115401.437500                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   178233.547948                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value        18456                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       653479                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   929137468871                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED      1846423                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    330587860                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst     58836092                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       389423952                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    330587860                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst     58836092                       # number of overall hits
system.cpu4.icache.overall_hits::total      389423952                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          214                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           62                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           276                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          214                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           62                       # number of overall misses
system.cpu4.icache.overall_misses::total          276                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst     10744576                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     10744576                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst     10744576                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     10744576                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    330588074                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst     58836154                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    389424228                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    330588074                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst     58836154                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    389424228                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 173299.612903                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 38929.623188                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 173299.612903                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 38929.623188                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           57                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           57                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      9343592                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      9343592                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      9343592                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      9343592                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 163922.666667                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163922.666667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 163922.666667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163922.666667                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    330587860                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst     58836092                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      389423952                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          214                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           62                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst     10744576                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     10744576                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    330588074                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst     58836154                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    389424228                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 173299.612903                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 38929.623188                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           57                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      9343592                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      9343592                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 163922.666667                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163922.666667                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          220.878602                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          389424223                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              271                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1436989.752768                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206945139854                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   191.345481                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst    29.533121                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.306643                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.047329                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.353972                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.434295                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      15187545163                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     15187545163                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    152972967                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data    156866405                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       309839372                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    152972967                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data    156866405                       # number of overall hits
system.cpu4.dcache.overall_hits::total      309839372                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      8846374                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data     20034216                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      28880590                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      8846374                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data     20034216                       # number of overall misses
system.cpu4.dcache.overall_misses::total     28880590                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 2053662710168                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 2053662710168                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 2053662710168                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 2053662710168                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    161819341                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data    176900621                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    338719962                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    161819341                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data    176900621                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    338719962                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.054668                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.113251                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.085264                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.054668                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.113251                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.085264                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 102507.765224                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 71108.751939                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 102507.765224                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 71108.751939                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      2012969                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets         8458                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs            95999                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets            336                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    20.968646                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    25.172619                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      4030600                       # number of writebacks
system.cpu4.dcache.writebacks::total          4030600                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data     10594604                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total     10594604                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data     10594604                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total     10594604                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      9439612                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      9439612                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      9439612                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      9439612                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 1058487288092                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 1058487288092                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 1058487288092                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 1058487288092                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.053361                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.027868                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.053361                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.027868                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 112132.499523                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 112132.499523                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 112132.499523                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 112132.499523                       # average overall mshr miss latency
system.cpu4.dcache.replacements              18152530                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     86854897                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     90859098                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      177713995                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      7192098                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data     13978195                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     21170293                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 1649310488140                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 1649310488140                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     94046995                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data    104837293                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    198884288                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.076473                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.133332                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.106445                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 117991.664027                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 77906.833323                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data      6321843                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total      6321843                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      7656352                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      7656352                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 935133861668                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 935133861668                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.073031                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038497                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 122138.305771                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 122138.305771                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66118070                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     66007307                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     132125377                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data      1654276                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data      6056021                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      7710297                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data 404352222028                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total 404352222028                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67772346                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     72063328                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    139835674                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.024409                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.084037                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.055138                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 66768.629440                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 52443.144801                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data      4272761                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total      4272761                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data      1783260                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total      1783260                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data 123353426424                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total 123353426424                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.024746                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.012753                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 69172.990155                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69172.990155                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data       531680                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       379270                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       910950                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         3991                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data        35205                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        39196                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data   2075556758                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   2075556758                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data       535671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       414475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       950146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.007450                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.084939                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.041253                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 58956.306150                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 52953.279875                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        27301                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        27301                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data         7904                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         7904                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    316071996                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    316071996                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.019070                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.008319                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 39988.865891                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39988.865891                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data       520678                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       352817                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       873495                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        14548                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        21379                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        35927                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    372095240                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    372095240                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data       535226                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       374196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       909422                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.027181                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.057133                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.039505                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 17404.707423                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 10356.980544                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        16464                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        16464                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    295685512                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    295685512                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.043998                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.018104                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17959.518465                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17959.518465                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data      5006158                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      5006158                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data      4488290                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      4488290                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           57.056512                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          329980332                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         18262039                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            18.069194                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206945152356                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    22.951504                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    34.105008                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.358617                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.532891                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.891508                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        358841569                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       358841569                       # Number of data accesses
system.cpu5.numPwrStateTransitions                 46                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    146353.454545                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   202202.169258                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         6519                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       669031                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             22                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   929136095518                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED      3219776                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    330594212                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst     58727001                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       389321213                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    330594212                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst     58727001                       # number of overall hits
system.cpu5.icache.overall_hits::total      389321213                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          212                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           272                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          212                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total          272                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst      9942662                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9942662                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst      9942662                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9942662                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    330594424                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst     58727061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    389321485                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    330594424                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst     58727061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    389321485                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 165711.033333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 36553.904412                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 165711.033333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 36553.904412                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          265                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs   132.500000                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           54                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      9124844                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      9124844                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      9124844                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      9124844                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 168978.592593                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 168978.592593                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 168978.592593                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 168978.592593                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    330594212                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst     58727001                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      389321213                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          212                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          272                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst      9942662                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9942662                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    330594424                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst     58727061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    389321485                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 165711.033333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 36553.904412                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      9124844                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      9124844                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 168978.592593                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 168978.592593                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          218.428982                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          389321479                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              266                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1463614.582707                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206947099096                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   189.549944                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst    28.879038                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.303766                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.046281                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.350046                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.426282                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      15183538181                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     15183538181                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    152975131                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data    156593473                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       309568604                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    152975131                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data    156593473                       # number of overall hits
system.cpu5.dcache.overall_hits::total      309568604                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      8821438                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data     20056527                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      28877965                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      8821438                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data     20056527                       # number of overall misses
system.cpu5.dcache.overall_misses::total     28877965                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 2065478524420                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 2065478524420                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 2065478524420                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 2065478524420                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    161796569                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data    176650000                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    338446569                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    161796569                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data    176650000                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    338446569                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.054522                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.113538                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.085325                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.054522                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.113538                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.085325                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 102982.860613                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 71524.379381                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 102982.860613                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 71524.379381                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      2045015                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        13506                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs            96821                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets            437                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    21.121606                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    30.906178                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      4023764                       # number of writebacks
system.cpu5.dcache.writebacks::total          4023764                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data     10614642                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total     10614642                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data     10614642                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total     10614642                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      9441885                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      9441885                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      9441885                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      9441885                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 1060087630223                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 1060087630223                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 1060087630223                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 1060087630223                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.053450                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.027898                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.053450                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.027898                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 112274.999137                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 112274.999137                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 112274.999137                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 112274.999137                       # average overall mshr miss latency
system.cpu5.dcache.replacements              18128700                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     86853130                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     90711866                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      177564996                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      7170443                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data     13986166                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     21156609                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 1652736272926                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 1652736272926                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     94023573                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data    104698032                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    198721605                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.076262                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.133586                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.106464                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 118169.359131                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 78119.148155                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data      6329327                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total      6329327                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      7656839                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      7656839                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 935299800482                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 935299800482                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.073133                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.038530                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 122152.209349                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 122152.209349                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66122001                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     65881607                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     132003608                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data      1650995                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data      6070361                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      7721356                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data 412742251494                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 412742251494                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67772996                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     71951968                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    139724964                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.024361                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.084367                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.055261                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 67993.032291                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 53454.633033                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data      4285315                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total      4285315                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data      1785046                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total      1785046                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data 124787829741                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total 124787829741                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.024809                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.012775                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 69907.346780                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69907.346780                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data       535188                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       373130                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       908318                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         3897                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        34936                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        38833                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data   2069091734                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   2069091734                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data       539085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       408066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       947151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.007229                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.085614                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.041000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 59225.204202                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 53281.789560                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        27186                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        27186                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data         7750                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         7750                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    315008526                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    315008526                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.018992                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.008182                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 40646.261419                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40646.261419                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data       523846                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       347302                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       871148                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        14756                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        21302                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        36058                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    371327260                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    371327260                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data       538602                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       368604                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       907206                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.027397                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.057791                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.039746                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 17431.567928                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 10298.054801                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        16405                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        16405                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    295342663                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    295342663                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.044506                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.018083                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 18003.210180                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 18003.210180                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data      4741830                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      4741830                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data      4217496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      4217496                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           57.042089                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          329681769                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         18238773                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            18.075874                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206947111598                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    22.937041                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    34.105048                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.358391                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.532891                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.891283                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        358539699                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       358539699                       # Number of data accesses
system.cpu2.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    142574.600000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   194309.504750                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13254                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       623393                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   929136463802                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      2851492                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    330598891                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst     58798401                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       389397292                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    330598891                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst     58798401                       # number of overall hits
system.cpu2.icache.overall_hits::total      389397292                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          213                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           67                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           280                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          213                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           67                       # number of overall misses
system.cpu2.icache.overall_misses::total          280                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst     10819588                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10819588                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst     10819588                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10819588                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    330599104                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst     58798468                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    389397572                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    330599104                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst     58798468                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    389397572                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 161486.388060                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38641.385714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 161486.388060                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38641.385714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           63                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           63                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst      9945716                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9945716                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst      9945716                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9945716                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 157868.507937                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157868.507937                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 157868.507937                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157868.507937                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    330598891                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst     58798401                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      389397292                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           67                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          280                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst     10819588                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10819588                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    330599104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst     58798468                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    389397572                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 161486.388060                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38641.385714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           63                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst      9945716                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9945716                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 157868.507937                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157868.507937                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          223.111440                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          389397568                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              276                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1410860.753623                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206940989190                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   190.431094                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst    32.680346                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.305178                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.052372                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.357550                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.442308                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      15186505584                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     15186505584                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    152931719                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data    156659056                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       309590775                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    152931719                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data    156659056                       # number of overall hits
system.cpu2.dcache.overall_hits::total      309590775                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      8848982                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data     20059920                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      28908902                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      8848982                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data     20059920                       # number of overall misses
system.cpu2.dcache.overall_misses::total     28908902                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 2046842344829                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2046842344829                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 2046842344829                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2046842344829                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    161780701                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data    176718976                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    338499677                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    161780701                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data    176718976                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    338499677                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.054697                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.113513                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.085403                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.054697                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.113513                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.085403                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 102036.416139                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 70803.185290                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 102036.416139                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 70803.185290                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2081060                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         9779                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            96544                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            325                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    21.555560                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    30.089231                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4034607                       # number of writebacks
system.cpu2.dcache.writebacks::total          4034607                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data     10612513                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10612513                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data     10612513                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10612513                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      9447407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9447407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      9447407                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9447407                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 1057781964682                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1057781964682                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 1057781964682                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1057781964682                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.053460                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.027910                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.053460                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027910                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 111965.321774                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111965.321774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 111965.321774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111965.321774                       # average overall mshr miss latency
system.cpu2.dcache.replacements              18160805                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     86819486                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     90724279                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      177543765                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      7196522                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data     13992931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     21189453                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 1647936230552                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1647936230552                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     94016008                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data    104717210                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    198733218                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.076546                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.133626                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.106623                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 117769.195786                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77771.532401                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data      6332285                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6332285                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      7660646                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7660646                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 935800152231                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 935800152231                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.073156                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038547                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 122156.819703                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 122156.819703                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66112233                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     65934777                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     132047010                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data      1652460                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data      6066989                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      7719449                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data 398906114277                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 398906114277                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67764693                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     72001766                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    139766459                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.024385                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.084262                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055231                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 65750.261666                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 51675.464697                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data      4280228                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4280228                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data      1786761                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1786761                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data 121981812451                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 121981812451                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.024816                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.012784                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 68269.797948                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68269.797948                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data       535842                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       384741                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       920583                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         3909                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        35737                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        39646                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data   2092892582                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2092892582                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data       539751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       420478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       960229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.007242                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.084991                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.041288                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 58563.745754                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 52789.501640                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        27895                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        27895                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data         7842                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7842                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    313904134                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    313904134                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.018650                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.008167                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 40028.581229                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40028.581229                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data       524767                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       357766                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       882533                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        14506                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        21807                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        36313                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    383277386                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    383277386                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data       539273                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       379573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       918846                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.026899                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.057451                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.039520                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 17575.887834                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10554.825710                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        16936                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        16936                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    304880350                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    304880350                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.044619                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.018432                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 18001.910132                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18001.910132                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data      4957936                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4957936                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data      4433530                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4433530                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           57.076235                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          329761742                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         18271885                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.047494                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206941001692                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    22.973496                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    34.102739                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.358961                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.532855                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.891816                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        358650637                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       358650637                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean          104555                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   144534.515589                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         4386                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       407451                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   929137537859                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED      1777435                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    330583467                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst     58818007                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       389401474                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    330583467                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst     58818007                       # number of overall hits
system.cpu3.icache.overall_hits::total      389401474                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          214                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           65                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           279                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          214                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           65                       # number of overall misses
system.cpu3.icache.overall_misses::total          279                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst     11071414                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11071414                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst     11071414                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11071414                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    330583681                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst     58818072                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    389401753                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    330583681                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst     58818072                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    389401753                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 170329.446154                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39682.487455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 170329.446154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39682.487455                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          110                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           58                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           58                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      9860694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9860694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      9860694                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9860694                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 170011.965517                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 170011.965517                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 170011.965517                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 170011.965517                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    330583467                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst     58818007                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      389401474                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           65                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst     11071414                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11071414                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    330583681                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst     58818072                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    389401753                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 170329.446154                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39682.487455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           58                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      9860694                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9860694                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 170011.965517                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 170011.965517                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          220.872743                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          389401746                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              272                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1431624.066176                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206943021658                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   191.347720                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst    29.525023                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.306647                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.047316                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.353963                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.435897                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      15186668639                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     15186668639                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    153005682                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data    156729015                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       309734697                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    153005682                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data    156729015                       # number of overall hits
system.cpu3.dcache.overall_hits::total      309734697                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      8820944                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data     20057911                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      28878855                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      8820944                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data     20057911                       # number of overall misses
system.cpu3.dcache.overall_misses::total     28878855                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 2053444384894                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2053444384894                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 2053444384894                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2053444384894                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    161826626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data    176786926                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    338613552                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    161826626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data    176786926                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    338613552                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.054509                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.113458                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.085286                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.054509                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.113458                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.085286                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 102375.785040                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 71105.464011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 102375.785040                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 71105.464011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2048110                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         9959                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            96972                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            361                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    21.120633                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    27.587258                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4024655                       # number of writebacks
system.cpu3.dcache.writebacks::total          4024655                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data     10608916                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10608916                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data     10608916                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10608916                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      9448995                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9448995                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      9448995                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9448995                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 1058885458698                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1058885458698                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 1058885458698                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1058885458698                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.053448                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.027905                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.053448                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027905                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 112063.289133                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112063.289133                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 112063.289133                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112063.289133                       # average overall mshr miss latency
system.cpu3.dcache.replacements              18135021                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     86880096                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     90797916                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      177678012                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      7170077                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data     13992298                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     21162375                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 1649192143182                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1649192143182                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     94050173                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data    104790214                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    198840387                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.076237                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.133527                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.106429                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 117864.280991                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 77930.390289                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data      6328857                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6328857                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      7663441                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7663441                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 935646726004                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 935646726004                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.073131                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038541                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 122092.246290                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 122092.246290                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66125586                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     65931099                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     132056685                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data      1650867                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data      6065613                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      7716480                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data 404252241712                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 404252241712                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67776453                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     71996712                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    139773165                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.024358                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.084248                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.055207                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 66646.560160                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 52388.166847                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data      4280059                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4280059                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data      1785554                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1785554                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data 123238732694                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 123238732694                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.024800                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.012775                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 69019.885534                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69019.885534                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data       530768                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       378342                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       909110                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         4018                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        35434                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        39452                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data   2058520368                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2058520368                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data       534786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       413776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       948562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.007513                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.085636                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.041591                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 58094.495908                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 52177.845686                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        27689                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        27689                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data         7745                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         7745                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    305038280                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    305038280                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.018718                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.008165                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 39385.187863                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39385.187863                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data       519944                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       351922                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       871866                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        14350                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        21537                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        35887                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    378789168                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    378789168                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data       534294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       373459                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       907753                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.026858                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.057669                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039534                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 17587.833403                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10555.052470                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        16770                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        16770                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    301164994                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    301164994                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.044905                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.018474                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17958.556589                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17958.556589                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data      5550888                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5550888                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data      4958890                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4958890                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           57.063991                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          329856283                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         18245682                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            18.078594                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206943034160                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    22.963518                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    34.100472                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.358805                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.532820                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.891625                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        358715549                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       358715549                       # Number of data accesses
system.cpu0.numPwrStateTransitions               3044                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1521                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    67053.652860                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   31072.846940                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1521    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7226                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       318400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1521                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   929037326688                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    101988606                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1982603091                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    350603041                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2333206132                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1982603091                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    350603041                       # number of overall hits
system.cpu0.icache.overall_hits::total     2333206132                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst         1009                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1080                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst         1009                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total         1080                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst     13726389                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13726389                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst     13726389                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13726389                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   1982604100                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    350603112                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2333207212                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1982604100                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    350603112                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2333207212                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst 193329.422535                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12709.619444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst 193329.422535                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12709.619444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2431                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   405.166667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          439                       # number of writebacks
system.cpu0.icache.writebacks::total              439                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           54                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           54                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst     11919528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     11919528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst     11919528                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     11919528                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst       220732                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       220732                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst       220732                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       220732                       # average overall mshr miss latency
system.cpu0.icache.replacements                   439                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1982603091                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    350603041                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2333206132                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst         1009                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst     13726389                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13726389                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1982604100                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    350603112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2333207212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst 193329.422535                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12709.619444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           54                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst     11919528                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     11919528                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst       220732                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       220732                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.348512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2333207195                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1063                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2194926.806209                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   595.066939                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst    28.281572                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.953633                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.045323                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      90995082331                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     90995082331                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    675610174                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    837860950                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1513471124                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    675610174                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    837860950                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1513471124                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      7930042                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data     20662777                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28592819                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      7930042                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data     20662777                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28592819                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data 1688551219148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1688551219148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data 1688551219148                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1688551219148                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    683540216                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    858523727                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1542063943                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    683540216                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    858523727                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1542063943                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.011601                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.024068                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018542                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.011601                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.024068                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018542                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 81719.471644                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59055.080199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 81719.471644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59055.080199                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       185375                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8791                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3981                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             39                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.564933                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   225.410256                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3706288                       # number of writebacks
system.cpu0.dcache.writebacks::total          3706288                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data     15842539                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15842539                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data     15842539                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15842539                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      4820238                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4820238                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      4820238                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4820238                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data 272906911424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 272906911424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data 272906911424                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 272906911424                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.005615                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003126                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.005615                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003126                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 56616.895561                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56616.895561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 56616.895561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56616.895561                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11330184                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    396462807                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    515150934                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      911613741                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6019040                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      7727094                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     13746134                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data 314791968102                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 314791968102                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    402481847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    522878028                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    925359875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.014955                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.014778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014855                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 40738.726370                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22900.400076                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data      4194463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4194463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      3532631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3532631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data 129627921525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 129627921525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.006756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003818                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 36694.441487                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36694.441487                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    279147367                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    322710016                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     601857383                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      1911002                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data     12935683                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14846685                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data 1373759251046                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1373759251046                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    281058369                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    335645699                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    616704068                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.006799                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.038540                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.024074                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 106199.205024                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92529.696094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data     11648076                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11648076                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data      1287607                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1287607                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data 143278989899                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 143278989899                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.003836                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 111275.404606                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 111275.404606                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     25431687                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     37887049                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     63318736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         5464                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data        96715                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       102179                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data   4203437979                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4203437979                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     25437151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     37983764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     63420915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.002546                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001611                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 43462.110107                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41137.983137                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data        83056                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        83056                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data        13659                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        13659                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data    535491384                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    535491384                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data 39204.289040                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39204.289040                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     25284417                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     37236579                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     62520996                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data       150391                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus00.data       192994                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       343385                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus00.data   6779299104                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   6779299104                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     25434808                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     37429573                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     62864381                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.005913                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus00.data     0.005156                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005462                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus00.data 35126.994124                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19742.560403                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus00.data       192994                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       192994                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus00.data   6621030090                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   6621030090                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus00.data     0.005156                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003070                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus00.data 34306.921925                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34306.921925                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus00.data    145992534                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    145992534                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus00.data    143304552                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    143304552                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.645043                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1652790223                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12095270                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           136.647650                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   137.705645                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data   117.939398                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.537913                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.460701                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      53399270918                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     53399270918                       # Number of data accesses
system.cpu1.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    141116.111111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   179308.537756                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         4831                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       580462                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   929136775204                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      2540090                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst    330572877                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst     58840304                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       389413181                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst    330572877                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst     58840304                       # number of overall hits
system.cpu1.icache.overall_hits::total      389413181                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           274                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total          274                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst     10399878                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10399878                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst     10399878                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10399878                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst    330573090                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst     58840365                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    389413455                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst    330573090                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst     58840365                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    389413455                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 170489.803279                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37955.759124                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 170489.803279                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37955.759124                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           57                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst      9727446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9727446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst      9727446                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9727446                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 170656.947368                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 170656.947368                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 170656.947368                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 170656.947368                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst    330572877                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst     58840304                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      389413181                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst     10399878                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10399878                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst    330573090                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst     58840365                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    389413455                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 170489.803279                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37955.759124                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           57                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst      9727446                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9727446                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 170656.947368                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 170656.947368                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          220.281176                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          389413451                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              270                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1442272.040741                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     206938928146                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   190.446290                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst    29.834887                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.305202                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.047812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.353015                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.432692                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      15187125015                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     15187125015                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    153011595                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    156819629                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       309831224                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    153011595                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    156819629                       # number of overall hits
system.cpu1.dcache.overall_hits::total      309831224                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data      8846124                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data     20090803                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      28936927                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data      8846124                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data     20090803                       # number of overall misses
system.cpu1.dcache.overall_misses::total     28936927                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 2059864838289                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2059864838289                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 2059864838289                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2059864838289                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    161857719                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    176910432                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    338768151                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    161857719                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    176910432                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    338768151                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.054654                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.113565                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.085418                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.054654                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.113565                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.085418                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 102527.750548                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71184.643701                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 102527.750548                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71184.643701                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1983577                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9343                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            95192                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            362                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    20.837644                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    25.809392                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4039284                       # number of writebacks
system.cpu1.dcache.writebacks::total          4039284                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data     10630054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10630054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data     10630054                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10630054                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      9460749                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9460749                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      9460749                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9460749                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 1058477086052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1058477086052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 1058477086052                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1058477086052                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.053478                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027927                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.053478                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027927                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 111880.897173                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111880.897173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 111880.897173                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111880.897173                       # average overall mshr miss latency
system.cpu1.dcache.replacements              18171772                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data     86883369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     90783925                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      177667294                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      7191185                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data     14016141                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     21207326                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data 1653393768870                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1653393768870                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data     94074554                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data    104800066                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    198874620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.076441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.133742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.106637                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 117963.551371                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77963.330637                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data      6346431                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6346431                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      7669710                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7669710                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data 936008631309                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 936008631309                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.073184                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 122039.637914                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122039.637914                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data     66128226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     66035704                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     132163930                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      1654939                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      6074662                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7729601                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 406471069419                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 406471069419                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data     67783165                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     72110366                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    139893531                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.024415                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.084241                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055253                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 66912.540882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52586.293836                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      4283623                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4283623                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data      1791039                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1791039                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data 122468454743                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 122468454743                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.024837                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012803                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 68378.441085                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68378.441085                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data       526977                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data       385406                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       912383                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         3903                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data        36030                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        39933                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   2038147156                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2038147156                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data       530880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data       421436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       952316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.007352                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.085493                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.041933                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 56568.058729                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51039.169509                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data        28158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        28158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data         7872                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7872                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    297352108                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    297352108                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.018679                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008266                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 37773.387703                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37773.387703                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data       516075                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data       358732                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       874807                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data        14337                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data        21754                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        36091                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data    383021988                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    383021988                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data       530412                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data       380486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       910898                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.027030                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.057174                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.039621                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 17606.968282                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10612.673187                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data        16926                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        16926                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data    304664527                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    304664527                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.044485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018582                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 17999.794813                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17999.794813                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data      5334782                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5334782                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data      4766006                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4766006                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           57.087183                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          329996487                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         18282525                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.049831                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     206938940648                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data    22.987565                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    34.099618                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.359181                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.532807                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891987                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        358913890                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       358913890                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           28                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 303446.071429                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 280555.235986                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        30742                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value      1080901                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 1005721066469                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      4248245                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 994274685286                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 198165.272727                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 209933.461237                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        28086                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       602823                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 978045775084                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      2179818                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 1021952045098                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31401006                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13678457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          202                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23542466                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          639103                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        381608                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         959186                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1925                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         4610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1066971                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1066094                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           623                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     40987801                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19385                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19385                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     15931511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side          146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side     25187377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side     25152561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side     29412279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              95684335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    880993024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side        12416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side   1369851648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side   1344468096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side   1883258880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5478622976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19927144                       # Total snoops (count)
system.tol2bus.snoopTraffic                 615677824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         49699084                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.114777                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376124                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44985444     90.52%     90.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3722976      7.49%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 990664      1.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           49699084                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        43177856742                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            102581                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy      20455563280                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           112590                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9503128583                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            113006                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       17520155421                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       3581526224                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            102165                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       17497368415                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.6                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 377637.230769                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 213459.115788                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        75635                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       879912                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 1037392379278                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      4909284                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 962602711438                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data     95777920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data    586914304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    585491072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    523013632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    522423040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    523097472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    587520768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    592378496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    590212608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    528409600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    523815552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    523597056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    585599488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    592968320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    591110272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    527506560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    523271680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data     93005952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data    114724608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus19.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus19.data    125589760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        9336499712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus17.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus18.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus19.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        71552                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks   2246987776                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total     2246987776                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data       748265                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data      4585268                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      4574149                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      4086044                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      4081430                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      4086699                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      4590006                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      4627957                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      4611036                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      4128200                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      4092309                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      4090602                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      4574996                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      4632565                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      4618049                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      4121145                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      4088060                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data       726609                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data       896286                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus19.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus19.data       981170                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           72941404                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks     17554592                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          17554592                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst         2988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data     89440131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data    548077180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst         3825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    546748125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst         3586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    488404925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    487853413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    488483217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    548643513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    553179797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst         3944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    551157229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    493443832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    489153780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst         3944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    488949742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst         3586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    546849367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst         3705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    553730591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    551995493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    492600548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    488645897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.inst         1673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data     86851589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data    107133084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus19.inst         3227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus19.data    117279271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           8718687543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst         2988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst         3825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst         3586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst         3944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst         3944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst         3586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst         3705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus17.inst         1673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus18.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus19.inst         3227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           66817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    2098300748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          2098300748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    2098300748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst         2988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data     89440131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data    548077180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst         3825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    546748125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst         3586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    488404925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    487853413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    488483217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    548643513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    553179797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst         3944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    551157229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    493443832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    489153780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst         3944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    488949742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst         3586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    546849367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst         3705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    553730591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    551995493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    492600548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    488645897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.inst         1673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data     86851589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data    107133084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus19.inst         3227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus19.data    117279271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total         10816988291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  27115215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples   1471504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples   7520050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   7457049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   7443976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   7444670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   7453895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   7498067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   7566803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   7576277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   7517783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   7451058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   7504816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   7517843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   7565389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   7621823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   7525502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   7450775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples   1453118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples   1792514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus19.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus19.data::samples   1962166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000021847300                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds      1693645                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds      1693645                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState          141037838                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          25595692                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   72941410                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  17554592                       # Number of write requests accepted
system.mem_ctrls0.readBursts                145882820                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                35109184                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ              19086624                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              7993969                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          9027597                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          3110156                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          3525332                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          9085563                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          4013579                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          8370362                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          5686628                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          7278136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          8852015                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9         10009283                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         9402020                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11        14941850                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         7424067                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13        17262305                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         4824526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         3982774                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0          1605462                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1          1214679                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2          2056974                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3          1584835                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          3125429                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1549906                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6          1894983                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7          1332453                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8          2086540                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9          1259480                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10         1007090                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11         1772299                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12         1408406                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13         1928824                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14         1384468                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15         1903359                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                     12.33                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     30.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                8674178567809                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              633980965000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           11051607186559                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    68410.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               87160.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                    43376                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        2                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                81480303                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits               16646062                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                64.26                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               61.39                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6            145882820                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            35109184                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 851016                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1215571                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                3157114                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                4038195                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                6438841                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                7542161                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                9326985                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7               10132661                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8               10590990                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9               10745002                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10               9966121                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11               9535685                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12               8096494                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13               7371610                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14               5849132                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15               5130039                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16               3867899                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17               3300528                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18               2382005                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19               1999835                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20               1386594                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21               1148237                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                762396                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                624965                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                396556                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                321517                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                194674                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                154685                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                 89291                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                 69603                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                 62748                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                 47046                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  1137                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  1765                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 34093                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                344196                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                428198                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                875954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                964996                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22               1318656                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23               1382665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24               1599947                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25               1634448                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26               1760143                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27               1778589                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28               1849541                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29               1855984                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30               1892394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31               1887775                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32               1901812                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33               1800293                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                787840                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                698466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                453103                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                415997                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                278155                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                256205                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                174573                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                161956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                111826                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                103947                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                 71941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                 66908                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                 46234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                 42866                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                 29466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                 27242                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                 18724                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                 17398                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                 11910                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                 11075                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  7678                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  7131                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  1375                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                   460                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    75                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                    46                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     55785001                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   176.576605                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   156.178454                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   124.057843                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       296927      0.53%      0.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     43365104     77.74%     78.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      7843607     14.06%     92.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511      2207483      3.96%     96.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       881068      1.58%     97.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       444032      0.80%     98.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       252675      0.45%     99.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023       153572      0.28%     99.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       340533      0.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     55785001                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples      1693645                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     74.865847                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    67.606817                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    32.940058                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          8708      0.51%      0.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        92302      5.45%      5.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47       238079     14.06%     20.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63       343010     20.25%     40.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79       342238     20.21%     60.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95       268156     15.83%     76.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111       176239     10.41%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127       104955      6.20%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143        58210      3.44%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159        31025      1.83%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175        15882      0.94%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191         7763      0.46%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207         3737      0.22%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223         1776      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239          887      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255          392      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271          144      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287           84      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303           32      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-335            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::336-351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total      1693645                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples      1693645                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.009959                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.009003                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.190909                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16         1687043     99.61%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2204      0.13%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            1597      0.09%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1396      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             524      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             527      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             128      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             135      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              39      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              28      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27              10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::35               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total      1693645                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            8114956352                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ             1221543936                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten             1735371968                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             9336500480                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys          2246987776                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     7577.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1620.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  8718.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  2098.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       71.86                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   59.20                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  12.66                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860669226                       # Total gap between requests
system.mem_ctrls0.avgGap                     11833.24                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data     94176256                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data    481283072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    477251136                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    476414464                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    476458880                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    477049280                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    479876288                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    484275392                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    484881728                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    481138112                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    476867648                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    480308224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    481141952                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    484184896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    487796672                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    481632128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    476849600                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data     92999552                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data    114720896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus19.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus19.data    125578624                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks   1735371968                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 2988.250521942120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 87944451.920798331499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 3466.370605452858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 449435747.220595836639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 3824.960668085913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 445670611.327959179878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 3585.900626330543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 444889303.346492230892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 3466.370605452858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 444930780.263736784458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 3346.840584575174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 445482112.485035061836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 3227.310563697489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 448122052.526139616966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 3466.370605452858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 452230060.283663928509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 3944.490688963598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 452796273.992561519146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 3466.370605452858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 449300379.471951842308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 3346.840584575174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 445312499.385409653187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 3944.490688963598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 448525406.581591367722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 3585.900626330543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 449303965.372578203678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 3705.430647208228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 452145552.558903396130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 3466.370605452858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 455518331.158008992672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 3227.310563697489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 449761705.587529242039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 3346.840584575174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 445295645.652465879917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.inst 1673.420292287587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 86845612.438869774342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.inst 2510.130438431380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 107129617.921771124005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus19.inst 3227.310563697489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus19.data 117268871.472741618752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1620539434.106163501740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data      1496530                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data      9170540                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      9148298                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      8172088                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      8162860                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      8173398                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      9180012                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      9255914                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      9222074                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      8256400                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      8184622                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      8181204                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      9149992                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      9265132                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      9236098                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      8242290                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      8176120                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data      1453218                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data      1792572                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus19.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus19.data      1962340                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     35109184                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      4500392                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data 138162236342                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      6426988                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data 650965745836                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      7204358                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 648059887135                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      5493052                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 645159602432                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      5743620                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 644441519512                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      5743312                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 646458235954                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      4977802                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 651967670206                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      6020056                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 655704627788                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      8851260                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 659667136360                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      6230782                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 652316437498                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      5444564                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 646763959621                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      6387122                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 649700257880                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      6099090                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 654707174232                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      8139964                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 657528181571                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      5815388                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 661248554590                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      5969040                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 653427835461                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      5476978                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 646632608552                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.inst      2343380                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data 136776657603                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.inst      4378170                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data 167299819225                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus19.inst      4353864                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus19.data 184503439579                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 31126428336707                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst     90007.84                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     92321.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    110810.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     70984.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst    112568.09                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     70839.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst     91550.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     78946.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst     99027.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     78948.01                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst    102559.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     79092.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst     92181.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     71020.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst    103794.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     70841.69                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst    134110.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     71531.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst    107427.28                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     79007.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst     97224.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     79021.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst     96774.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     79413.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst    101651.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     71552.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst    131289.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     70968.03                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst    100265.31                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     71593.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst    110537.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     79277.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst     97803.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     79087.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.inst     83692.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     94119.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.inst    104242.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     93329.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus19.inst     80627.11                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus19.data     94022.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks    886560.86                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   63.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy        211483144320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy        112405934190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       547629681900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       66557432520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    486117449670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      1848412800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1510574723880                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1410.617408                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   1004642593                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1034097722113                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy        186821855640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         99298144605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       357695093280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       74983843620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    485767933650                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      2142764160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1291242303435                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1205.798590                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   1716291483                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1033386073223                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data     94033792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data    563271040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    563073024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    625750144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    625165696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    625022976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    563081728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    557413504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    557416960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    620902016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    625449344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    625665792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    562618112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    558241408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    556783488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    619859584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    626296448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data     92724096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data    114485632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus19.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus19.data    125064576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        9902388736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus17.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus18.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus19.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        69376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks   2266334976                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     2266334976                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data       734639                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data      4400555                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      4399008                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      4888673                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      4884107                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      4882992                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      4399076                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      4354793                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      4354820                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      4850797                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      4886323                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      4888014                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      4395454                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      4361261                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      4349871                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      4842653                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      4892941                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data       724407                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data       894419                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus19.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus19.data       977067                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           77362412                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks     17705742                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          17705742                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data     87811415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data    525998431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst         3705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    525813518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    584343186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    583797412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    583664136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    525821646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    520528498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst         3586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    520531726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst         2988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    579815867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst         2749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    584062290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    584264415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    525388708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst         2869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    521301618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    519940171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    578842414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    584853340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.inst         3944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data     86588384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data    106909922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus19.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus19.data    116788839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           9247130722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst         3705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst         3586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst         2988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst         2749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst         2869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus17.inst         3944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus18.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus19.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           64785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2116367711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2116367711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2116367711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data     87811415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data    525998431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst         3705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    525813518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    584343186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    583797412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    583664136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    525821646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    520528498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst         3586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    520531726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst         2988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    579815867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst         2749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    584062290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    584264415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    525388708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst         2869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    521301618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    519940171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    578842414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    584853340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.inst         3944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data     86588384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data    106909922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus19.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus19.data    116788839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         11363498432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  27385643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples   1442225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples   8078079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   8005316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   8062649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   8054672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   8071576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   8047609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   7978501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   8011828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   8058301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   8081003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   8158855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   8076089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   8011138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   8050633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   8030879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   8119900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples   1448729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples   1788777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus19.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus19.data::samples   1953954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000019206868                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds      1710680                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds      1710680                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState          146264183                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          25872971                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   77362417                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  17705742                       # Number of write requests accepted
system.mem_ctrls1.readBursts                154724834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                35411484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ              19193037                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              8025841                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          2808047                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          3144489                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          2762467                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          5632092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4         11596763                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5         13755671                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          9491624                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          5871897                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          2944971                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9         12641880                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10        11450355                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         3821358                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         5184719                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13        20645851                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14        18166570                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         5613040                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           878395                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1          1843589                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2          1434406                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          2204734                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          2826815                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          2165558                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6          1090969                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7          2094499                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8          1417430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9          1971630                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10         1642737                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11         1206671                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12         2009312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13         1355079                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14         1926212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15         1317579                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     13.86                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     31.01                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                10067231780615                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              677658970000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           12608452918115                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    74279.48                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               93029.48                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                   178155                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        6                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                91650729                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits               16875510                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.62                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               61.62                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6            154724834                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            35411484                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 604349                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 871648                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                2268119                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                2943414                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                4879657                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                5846182                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                7672695                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                8592422                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                9649457                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9               10171453                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10              10191971                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11              10167061                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12               9348160                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13               8891698                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14               7638363                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15               6972004                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16               5682902                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17               5017201                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18               3916141                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19               3369624                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20               2529087                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21               2130401                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22               1542161                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23               1279686                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                892961                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                727282                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                489010                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                394094                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                256000                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                202040                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                224098                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                170456                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   740                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  1226                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 26640                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                279802                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                348028                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                739236                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                819389                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22               1158554                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23               1221648                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24               1453828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25               1493160                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26               1644647                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27               1669762                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28               1766489                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29               1778608                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30               1838569                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31               1839381                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32               1873118                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33               1796018                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                954116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                873233                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                621755                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                582598                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                422486                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                397478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                293276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                277105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                206574                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                194921                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                145225                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                137047                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                100696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 94753                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 69022                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 65052                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                 47389                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                 44336                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                 31721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                 29851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                 21655                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                 20441                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  4152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  1434                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                   246                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                   151                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     54391156                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   191.698657                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   163.976913                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   149.651624                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       285486      0.52%      0.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     40298255     74.09%     74.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      8084786     14.86%     89.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      2666083      4.90%     94.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639      1196307      2.20%     96.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       634740      1.17%     97.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       375734      0.69%     98.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       238927      0.44%     98.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       610838      1.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     54391156                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples      1710680                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     79.226833                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    70.183117                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    37.937740                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15         12974      0.76%      0.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31       101417      5.93%      6.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47       225197     13.16%     19.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63       305723     17.87%     37.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       307963     18.00%     55.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95       262642     15.35%     71.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111       188174     11.00%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127       122813      7.18%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        75825      4.43%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        46348      2.71%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175        27062      1.58%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191        15490      0.91%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207         8624      0.50%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223         4821      0.28%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239         2618      0.15%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255         1405      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271          758      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287          404      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303          196      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319          117      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335           62      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-367           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-399            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total      1710680                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples      1710680                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.008614                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.007750                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.182727                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16         1705064     99.67%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1862      0.11%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            1363      0.08%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1092      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             518      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             412      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             129      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             123      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              39      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              42      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::37               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total      1710680                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            8674034816                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ             1228354368                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten             1752679360                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             9902389376                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys          2266334976                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     8100.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1636.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  9247.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2116.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       76.07                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   63.28                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  12.79                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860660632                       # Total gap between requests
system.mem_ctrls1.avgGap                     11264.14                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data     92302400                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data    516997056                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    512340224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    516009536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    515499008                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    516580864                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    515046976                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    510624064                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    512756992                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    515731200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    517184192                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    522166720                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    516869696                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    512712832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    515240384                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    513976256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    519673600                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data     92718656                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data    114481728                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus19.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus19.data    125053056                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks   1752679360                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 3346.840584575174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 86194592.180159464478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 3346.840584575174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 482786475.760793507099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 3705.430647208228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 478437794.306231975555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 3346.840584575174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 481864301.649722158909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 3346.840584575174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 481387556.161451518536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 3107.780542819804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 482397823.897909700871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 3107.780542819804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 480965435.892721951008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 3107.780542819804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 476835195.551314413548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 3585.900626330543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 478826984.054209709167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 2988.250521942120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 481604383.619323611259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 2749.190480186750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 482961228.651316642761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 3466.370605452858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 487614054.244001388550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 3466.370605452858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 482667543.390020191669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 2868.720501064435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 478785746.197006940842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 3107.780542819804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 481146045.754268109798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 3466.370605452858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 479965567.268080115318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 3107.780542819804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 485285908.262356281281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.inst 3944.490688963598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 86583303.808053687215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.inst 2510.130438431380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 106906276.077761173248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus19.inst 3107.780542819804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus19.data 116778081.207017838955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1636701566.349118709564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data      1469278                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data      8801110                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      8798016                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      9777346                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      9768214                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      9765986                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      8798152                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      8709588                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      8709640                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      9701596                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      9772646                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      9776028                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      8790908                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      8722524                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      8699744                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      9685306                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      9785882                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data      1448814                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data      1788838                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus19.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus19.data      1954134                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     35411484                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      5668724                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data 143732192874                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      6978382                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data 743889779575                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      6517520                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 748397922038                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      7026812                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 752597166217                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      6638170                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 753169305234                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      5265560                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 753896432888                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      5237818                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 744714497808                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      4925180                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 741259343164                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      6461772                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 741005141872                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      6290222                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 742772466196                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      5086952                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 751672028274                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      5836906                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 752533368862                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      6620894                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 746195404774                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      5302540                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 738496006135                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      7163244                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 740468793498                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      6526282                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 746149454716                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      5471954                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 748803408048                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.inst      7867514                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data 145086369272                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.inst      6065662                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data 178036096529                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus19.inst      6775894                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus19.data 195454012139                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 32362326823256                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst    101227.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     97825.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst    124613.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     84522.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst    105121.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     85064.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst    125478.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     76973.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst    118538.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     77104.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst    101260.77                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     77196.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst    100727.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     84644.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst     94715.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     85108.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst    107696.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     85078.73                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst    125804.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     76561.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst    110585.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     76915.92                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst    100636.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     76977.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst    114153.34                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     84882.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst    110469.58                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     84665.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst    137754.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     85113.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst    112522.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     77039.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst    105229.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     76518.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.inst    119204.76                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data    100141.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.inst    144420.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data     99526.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus19.inst    130305.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus19.data    100020.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks    913893.55                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy        211179780000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy        112244692230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       574546825020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       67059513000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    486022751580                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      1928179200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1537514409510                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1435.774449                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE   1213242890                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1033889121816                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy        177173166660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         94169740995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       393150155580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       75893397300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    485678280060                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      2218235520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1312815644595                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1225.944386                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   1930239877                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1033172124829                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus00.data      2593660                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus17.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus17.data      6944777                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data      6593478                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus19.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus19.data      7845856                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23977775                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus00.data      2593660                       # number of overall hits
system.l2.overall_hits::.switch_cpus17.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus17.data      6944777                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data      6593478                       # number of overall hits
system.l2.overall_hits::.switch_cpus19.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus19.data      7845856                       # number of overall hits
system.l2.overall_hits::total                23977775                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data      1833586                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.data      1451016                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data      1790705                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus19.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus19.data      1958237                       # number of demand (read+write) misses
system.l2.demand_misses::total                7033739                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data      1833586                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.inst           47                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.data      1451016                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data      1790705                       # number of overall misses
system.l2.overall_misses::.switch_cpus19.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus19.data      1958237                       # number of overall misses
system.l2.overall_misses::total               7033739                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst     11386898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data 231395784057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.inst      9072252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.data 217271604174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.inst      9143142                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data 266679757851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus19.inst     11717891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus19.data 293258018046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1008646484311                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst     11386898                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data 231395784057                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.inst      9072252                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.data 217271604174                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.inst      9143142                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data 266679757851                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus19.inst     11717891                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus19.data 293258018046                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1008646484311                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      4427246                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.data      8395793                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data      8384183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus19.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus19.data      9804093                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31011514                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      4427246                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.data      8395793                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data      8384183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus19.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus19.data      9804093                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31011514                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.414160                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.inst     0.979167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.data     0.172827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.213581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus19.inst     0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus19.data     0.199737                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.226811                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.414160                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.inst     0.979167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.data     0.172827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.213581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus19.inst     0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus19.data     0.199737                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.226811                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 214847.132075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 126198.489767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.inst 193026.638298                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.data 149737.566074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.inst 217693.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 148924.450343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus19.inst 221092.283019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus19.data 149756.141900                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 143401.181692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 214847.132075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 126198.489767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.inst 193026.638298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.data 149737.566074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.inst 217693.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 148924.450343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus19.inst 221092.283019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus19.data 149756.141900                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 143401.181692                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3350945                       # number of writebacks
system.l2.writebacks::total                   3350945                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data      1833586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.data      1451016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data      1790705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus19.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus19.data      1958237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7033739                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data      1833586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.data      1451016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data      1790705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus19.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus19.data      1958237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7033739                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst     10934706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data 215720241113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.inst      8670045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.data 204869619959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.inst      8784647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data 251373863418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus19.inst     11265100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus19.data 276520859198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 948524238186                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst     10934706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data 215720241113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.inst      8670045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.data 204869619959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.inst      8784647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data 251373863418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus19.inst     11265100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus19.data 276520859198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 948524238186                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.414160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.inst     0.979167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.data     0.172827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.213581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus19.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus19.data     0.199737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.226811                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.414160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.inst     0.979167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.data     0.172827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.213581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus19.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus19.data     0.199737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.226811                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 206315.207547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 117649.371839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.inst 184469.042553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.data 141190.462379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.inst 209158.261905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 140377.037769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus19.inst 212549.056604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus19.data 141209.087152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 134853.488050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 206315.207547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 117649.371839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.inst 184469.042553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.data 141190.462379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.inst 209158.261905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 140377.037769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus19.inst 212549.056604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus19.data 141209.087152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 134853.488050                       # average overall mshr miss latency
system.l2.replacements                        6601664                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10327512                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10327512                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10327512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10327512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          202                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              202                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          202                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          202                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1161                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1161                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus18.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus00.data       388369                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             388369                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus00.data  12462197796                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total  12462197796                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus00.data       388369                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus18.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           388375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999985                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus00.data 32088.549282                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 32088.549282                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus00.data       388369                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        388369                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus00.data   9144592216                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   9144592216                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999985                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 23546.143528                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23546.143528                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus00.data       192747                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           192747                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus00.data   6378664560                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   6378664560                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus00.data       192747                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         192747                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus00.data 33093.457019                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 33093.457019                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus00.data       192747                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       192747                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus00.data   4756435657                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   4756435657                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 24677.093065                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24677.093065                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus00.data          247                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          247                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus00.data    139025693                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total    139025693                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus00.data          247                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          247                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus00.data 562857.056680                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 562857.056680                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus00.data          247                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          247                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus00.data    111475532                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total    111475532                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus00.data 451317.943320                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 451317.943320                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data        19037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus17.data         9616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus18.data        64648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus19.data        30023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                123324                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data       861274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus17.data         1210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus18.data        50875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus19.data        24011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              937370                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data 128785112714                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus17.data    187299303                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus18.data   7553372868                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus19.data   3635591982                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  140161376867                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data       880311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus17.data        10826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data       115523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus19.data        54034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1060694                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.978375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus17.data     0.111768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus18.data     0.440388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus19.data     0.444368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data 149528.620061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus17.data 154792.812397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus18.data 148469.245563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus19.data 151413.601349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149526.202958                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data       861274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus17.data         1210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus18.data        50875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus19.data        24011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         937370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data 121421051752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus17.data    176958041                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus18.data   7118511094                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus19.data   3430375414                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 132146896301                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.978375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus17.data     0.111768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus18.data     0.440388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus19.data     0.444368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data 140978.424696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus17.data 146246.314876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus18.data 139921.593985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus19.data 142866.828287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 140976.238093                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus00.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus17.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus18.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus19.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus17.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus18.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus19.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst     11386898                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus17.inst      9072252                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus18.inst      9143142                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus19.inst     11717891                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41320183                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus17.inst           48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus18.inst           43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus19.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            199                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus17.inst     0.979167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus18.inst     0.976744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus19.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979899                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 214847.132075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus17.inst 193026.638298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus18.inst 217693.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus19.inst 221092.283019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 211898.374359                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus17.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus18.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus19.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst     10934706                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus17.inst      8670045                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus18.inst      8784647                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus19.inst     11265100                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39654498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus17.inst     0.979167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus18.inst     0.976744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus19.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 206315.207547                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus17.inst 184469.042553                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus18.inst 209158.261905                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus19.inst 212549.056604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 203356.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      2574623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus17.data      6935161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data      6528830                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus19.data      7815833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23854447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data       972312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus17.data      1449806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data      1739830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus19.data      1934226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6096174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data 102610671343                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus17.data 217084304871                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data 259126384983                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus19.data 289622426064                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 868443787261                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      3546935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus17.data      8384967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data      8268660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus19.data      9750059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29950621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.274127                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus17.data     0.172905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.210413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus19.data     0.198381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.203541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 105532.659623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus17.data 149733.346993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 148937.761151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus19.data 149735.566611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 142457.184992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data       972312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus17.data      1449806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data      1739830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus19.data      1934226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6096174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data  94299189361                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus17.data 204692661918                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data 244255352324                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus19.data 273090483784                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 816337687387                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.274127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus17.data     0.172905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.210413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus19.data     0.198381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.203541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 96984.496089                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus17.data 141186.242792                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 140390.355566                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus19.data 141188.508367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 133909.840399                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus00.data        19229                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             19229                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus00.data          156                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             156                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus00.data        19385                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19385                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus00.data     0.008047                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.008047                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus00.data          156                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          156                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus00.data      2962102                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2962102                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus00.data     0.008047                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.008047                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus00.data 18987.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18987.833333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32762.536127                       # Cycle average of tags in use
system.l2.tags.total_refs                    81155360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7090463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.445707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.094258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data     250.165043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.data     519.302641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data     522.460942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.data     569.175083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     0.170516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data  5779.833982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.inst     0.159263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.data  7510.281931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.inst     0.149017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data  8249.445001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus19.inst     0.182710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus19.data  9330.115738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.007634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.data      0.015848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.015944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.data      0.017370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.176387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.data     0.229196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.251753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus19.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus19.data     0.284733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5568                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999908                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1002747887                       # Number of tag accesses
system.l2.tags.data_accesses               1002747887                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
