// Seed: 3874307089
module module_0 (
    output logic id_0,
    output id_1,
    output reg id_2
);
  always begin
    if (id_3 - 1) id_2 <= 1;
    else begin
      id_1 <= id_3;
    end
  end
endmodule
`default_nettype id_3 `timescale 1ps / 1 ps
