Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 23:51:03 2024
| Host         : Crawler-E30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_wrapper_timing_summary_routed.rpt -pb alu_wrapper_timing_summary_routed.pb -rpx alu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_wrapper
| Device       : 7z010i-clg225
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.664        0.000                      0                    8        0.166        0.000                      0                    8        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.664        0.000                      0                    8        0.166        0.000                      0                    8        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 r_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.739ns (39.959%)  route 2.613ns (60.041%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.751     5.415    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  r_b_reg[0]/Q
                         net (fo=6, routed)           0.752     6.685    ealu/adder_ins/b[0]
    SLICE_X40Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  ealu/adder_ins/c[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.809    ealu/adder_ins/c[0]_INST_0_i_4_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.356 r  ealu/adder_ins/c[0]_INST_0/O[2]
                         net (fo=1, routed)           0.841     8.197    ealu/adder_out[2]
    SLICE_X42Y12         LUT5 (Prop_lut5_I0_O)        0.302     8.499 r  ealu/c[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     8.790    ealu/c[2]_INST_0_i_1_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  ealu/c[2]_INST_0/O
                         net (fo=1, routed)           0.729     9.643    c[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.767 r  r_led[2]_i_1/O
                         net (fo=1, routed)           0.000     9.767    r_led[2]_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  r_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.572    14.960    clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  r_led_reg[2]/C
                         clock pessimism              0.429    15.389    
                         clock uncertainty           -0.035    15.354    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.077    15.431    r_led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 r_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.059ns (48.410%)  route 2.194ns (51.590%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.751     5.415    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  r_b_reg[0]/Q
                         net (fo=6, routed)           0.752     6.685    ealu/adder_ins/b[0]
    SLICE_X40Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  ealu/adder_ins/c[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.809    ealu/adder_ins/c[0]_INST_0_i_4_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.341 r  ealu/adder_ins/c[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.341    ealu/adder_ins/c[0]_INST_0_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 r  ealu/adder_ins/c[4]_INST_0/O[1]
                         net (fo=1, routed)           0.651     8.326    ealu/adder_out[5]
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.303     8.629 r  ealu/c[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.339     8.968    ealu/c[5]_INST_0_i_1_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.092 r  ealu/c[5]_INST_0/O
                         net (fo=1, routed)           0.453     9.544    c[5]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  r_led[5]_i_1/O
                         net (fo=1, routed)           0.000     9.668    r_led[5]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  r_led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570    14.958    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[5]/C
                         clock pessimism              0.429    15.387    
                         clock uncertainty           -0.035    15.352    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.081    15.433    r_led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 r_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.802ns (42.559%)  route 2.432ns (57.441%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.751     5.415    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  r_b_reg[0]/Q
                         net (fo=6, routed)           0.752     6.685    ealu/adder_ins/b[0]
    SLICE_X40Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  ealu/adder_ins/c[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.809    ealu/adder_ins/c[0]_INST_0_i_4_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.415 r  ealu/adder_ins/c[0]_INST_0/O[3]
                         net (fo=1, routed)           0.829     8.244    ealu/adder_out[3]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.306     8.550 r  ealu/c[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.442     8.992    ealu/c[3]_INST_0_i_1_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.116 r  ealu/c[3]_INST_0/O
                         net (fo=1, routed)           0.409     9.525    c[3]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.649 r  r_led[3]_i_1/O
                         net (fo=1, routed)           0.000     9.649    r_led[3]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  r_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570    14.958    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[3]/C
                         clock pessimism              0.429    15.387    
                         clock uncertainty           -0.035    15.352    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.077    15.429    r_led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 r_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.943ns (47.350%)  route 2.160ns (52.650%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.751     5.415    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  r_b_reg[0]/Q
                         net (fo=6, routed)           0.741     6.674    ealu/substractor_ins/b[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.798 r  ealu/substractor_ins/c[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.798    ealu/substractor_ins/c[0]_INST_0_i_4_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  ealu/substractor_ins/c[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.330    ealu/substractor_ins/c[0]_INST_0_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.552 r  ealu/substractor_ins/c[4]_INST_0/O[0]
                         net (fo=1, routed)           0.957     8.509    ealu/subtractor_out[4]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.299     8.808 r  ealu/c[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.162     8.970    ealu/c[4]_INST_0_i_1_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.094 r  ealu/c[4]_INST_0/O
                         net (fo=1, routed)           0.301     9.395    c[4]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  r_led[4]_i_1/O
                         net (fo=1, routed)           0.000     9.519    r_led[4]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  r_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.571    14.959    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[4]/C
                         clock pessimism              0.429    15.388    
                         clock uncertainty           -0.035    15.353    
    SLICE_X43Y13         FDRE (Setup_fdre_C_D)        0.031    15.384    r_led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 r_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 2.041ns (49.936%)  route 2.046ns (50.064%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.751     5.415    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  r_b_reg[0]/Q
                         net (fo=6, routed)           0.752     6.685    ealu/adder_ins/b[0]
    SLICE_X40Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  ealu/adder_ins/c[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.809    ealu/adder_ins/c[0]_INST_0_i_4_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.341 r  ealu/adder_ins/c[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.341    ealu/adder_ins/c[0]_INST_0_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.654 r  ealu/adder_ins/c[4]_INST_0/O[3]
                         net (fo=1, routed)           0.568     8.222    ealu/adder_out[7]
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.306     8.528 r  ealu/c[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.151     8.679    ealu/c[7]_INST_0_i_3_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.803 r  ealu/c[7]_INST_0/O
                         net (fo=1, routed)           0.575     9.378    c[7]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.502 r  r_led[7]_i_1/O
                         net (fo=1, routed)           0.000     9.502    r_led[7]_i_1_n_0
    SLICE_X43Y15         FDRE                                         r  r_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570    14.958    clk_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  r_led_reg[7]/C
                         clock pessimism              0.429    15.387    
                         clock uncertainty           -0.035    15.352    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.029    15.381    r_led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 r_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.963ns (47.758%)  route 2.147ns (52.242%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.751     5.415    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  r_b_reg[0]/Q
                         net (fo=6, routed)           0.741     6.674    ealu/substractor_ins/b[0]
    SLICE_X41Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.798 r  ealu/substractor_ins/c[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.798    ealu/substractor_ins/c[0]_INST_0_i_4_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  ealu/substractor_ins/c[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     7.330    ealu/substractor_ins/c[0]_INST_0_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.569 r  ealu/substractor_ins/c[4]_INST_0/O[2]
                         net (fo=1, routed)           0.817     8.385    ealu/subtractor_out[6]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.302     8.687 r  ealu/c[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.296     8.983    ealu/c[6]_INST_0_i_1_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  ealu/c[6]_INST_0/O
                         net (fo=1, routed)           0.294     9.401    c[6]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.525 r  r_led[6]_i_1/O
                         net (fo=1, routed)           0.000     9.525    r_led[6]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  r_led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570    14.958    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[6]/C
                         clock pessimism              0.429    15.387    
                         clock uncertainty           -0.035    15.352    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.079    15.431    r_led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 r_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.617ns (43.826%)  route 2.073ns (56.174%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.751     5.415    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  r_b_reg[0]/Q
                         net (fo=6, routed)           0.752     6.685    ealu/adder_ins/b[0]
    SLICE_X40Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  ealu/adder_ins/c[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.809    ealu/adder_ins/c[0]_INST_0_i_4_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.233 r  ealu/adder_ins/c[0]_INST_0/O[1]
                         net (fo=1, routed)           0.816     8.049    ealu/adder_out[1]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.303     8.352 r  ealu/c[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.162     8.513    ealu/c[1]_INST_0_i_1_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.637 r  ealu/c[1]_INST_0/O
                         net (fo=1, routed)           0.343     8.981    c[1]
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.105 r  r_led[1]_i_1/O
                         net (fo=1, routed)           0.000     9.105    r_led[1]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  r_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.571    14.959    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[1]/C
                         clock pessimism              0.429    15.388    
                         clock uncertainty           -0.035    15.353    
    SLICE_X43Y13         FDRE (Setup_fdre_C_D)        0.029    15.382    r_led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 r_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 1.436ns (42.470%)  route 1.945ns (57.530%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.751     5.415    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     5.933 r  r_b_reg[0]/Q
                         net (fo=6, routed)           0.752     6.685    ealu/adder_ins/b[0]
    SLICE_X40Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.809 r  ealu/adder_ins/c[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.809    ealu/adder_ins/c[0]_INST_0_i_4_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.056 r  ealu/adder_ins/c[0]_INST_0/O[0]
                         net (fo=1, routed)           0.601     7.657    ealu/adder_out[0]
    SLICE_X42Y12         LUT5 (Prop_lut5_I0_O)        0.299     7.956 r  ealu/c[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.289     8.245    ealu/c[0]_INST_0_i_1_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.369 r  ealu/c[0]_INST_0/O
                         net (fo=1, routed)           0.303     8.672    c[0]
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.796 r  r_led[0]_i_1/O
                         net (fo=1, routed)           0.000     8.796    r_led[0]_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  r_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K11                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.572    14.960    clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  r_led_reg[0]/C
                         clock pessimism              0.429    15.389    
                         clock uncertainty           -0.035    15.354    
    SLICE_X42Y12         FDRE (Setup_fdre_C_D)        0.081    15.435    r_led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  6.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 r_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.497    clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  r_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  r_a_reg[0]/Q
                         net (fo=8, routed)           0.114     1.752    r_a[0]
    SLICE_X42Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  r_led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    r_led[0]_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  r_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.012    clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  r_led_reg[0]/C
                         clock pessimism             -0.502     1.510    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.121     1.631    r_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 r_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.350%)  route 0.176ns (48.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  r_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  r_a_reg[5]/Q
                         net (fo=8, routed)           0.176     1.813    r_a[5]
    SLICE_X42Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  r_led[5]_i_1/O
                         net (fo=1, routed)           0.000     1.858    r_led[5]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  r_led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     2.010    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[5]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     1.631    r_led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 r_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  r_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  r_b_reg[1]/Q
                         net (fo=6, routed)           0.129     1.788    r_b[1]
    SLICE_X43Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.833 r  r_led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    r_led[1]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  r_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     2.011    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[1]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091     1.600    r_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 r_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.521%)  route 0.182ns (49.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.497    clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  r_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  r_a_reg[2]/Q
                         net (fo=8, routed)           0.182     1.820    r_a[2]
    SLICE_X42Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  r_led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    r_led[2]_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  r_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.012    clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  r_led_reg[2]/C
                         clock pessimism             -0.502     1.510    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.120     1.630    r_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 r_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.777%)  route 0.173ns (45.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  r_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  r_b_reg[4]/Q
                         net (fo=6, routed)           0.173     1.832    r_b[4]
    SLICE_X43Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.877 r  r_led[4]_i_1/O
                         net (fo=1, routed)           0.000     1.877    r_led[4]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  r_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     2.011    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[4]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     1.603    r_led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 r_b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.083%)  route 0.312ns (59.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  r_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  r_b_reg[6]/Q
                         net (fo=6, routed)           0.312     1.972    r_b[6]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.017 r  r_led[6]_i_1/O
                         net (fo=1, routed)           0.000     2.017    r_led[6]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  r_led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     2.010    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[6]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     1.631    r_led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 r_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.754%)  route 0.317ns (60.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  r_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  r_b_reg[3]/Q
                         net (fo=6, routed)           0.317     1.976    r_b[3]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.021 r  r_led[3]_i_1/O
                         net (fo=1, routed)           0.000     2.021    r_led[3]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  r_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     2.010    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.120     1.630    r_led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 r_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.397%)  route 0.311ns (62.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  r_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  r_a_reg[7]/Q
                         net (fo=6, routed)           0.311     1.948    r_a[7]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.993 r  r_led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.993    r_led[7]_i_1_n_0
    SLICE_X43Y15         FDRE                                         r  r_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     2.010    clk_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  r_led_reg[7]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.091     1.601    r_led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.392    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y12   r_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y12   r_a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y12   r_a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y13   r_a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   r_a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   r_a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   r_a_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   r_a_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y11   r_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y13   r_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y13   r_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   r_a_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   r_a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   r_a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y13   r_a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y13   r_a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   r_a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   r_a_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 4.066ns (69.270%)  route 1.804ns (30.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.747     5.411    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  r_led_reg[6]/Q
                         net (fo=1, routed)           1.804     7.733    leds_OBUF[6]
    P11                  OBUF (Prop_obuf_I_O)         3.548    11.281 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.281    leds[6]
    P11                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.851ns  (logic 4.043ns (69.107%)  route 1.807ns (30.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.750     5.414    clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  r_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  r_led_reg[2]/Q
                         net (fo=1, routed)           1.807     7.740    leds_OBUF[2]
    P13                  OBUF (Prop_obuf_I_O)         3.525    11.265 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.265    leds[2]
    P13                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.848ns  (logic 3.988ns (68.187%)  route 1.860ns (31.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.747     5.411    clk_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  r_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.456     5.867 r  r_led_reg[7]/Q
                         net (fo=1, routed)           1.860     7.728    leds_OBUF[7]
    R15                  OBUF (Prop_obuf_I_O)         3.532    11.259 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.259    leds[7]
    R15                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.732ns  (logic 4.064ns (70.899%)  route 1.668ns (29.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.747     5.411    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  r_led_reg[5]/Q
                         net (fo=1, routed)           1.668     7.597    leds_OBUF[5]
    R11                  OBUF (Prop_obuf_I_O)         3.546    11.143 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.143    leds[5]
    R11                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 4.062ns (70.922%)  route 1.665ns (29.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.747     5.411    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     5.929 r  r_led_reg[3]/Q
                         net (fo=1, routed)           1.665     7.594    leds_OBUF[3]
    R13                  OBUF (Prop_obuf_I_O)         3.544    11.138 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.138    leds[3]
    R13                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.723ns  (logic 4.010ns (70.074%)  route 1.713ns (29.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.749     5.413    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  r_led_reg[4]/Q
                         net (fo=1, routed)           1.713     7.582    leds_OBUF[4]
    R12                  OBUF (Prop_obuf_I_O)         3.554    11.136 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.136    leds[4]
    R12                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.988ns (70.541%)  route 1.665ns (29.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.749     5.413    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  r_led_reg[1]/Q
                         net (fo=1, routed)           1.665     7.534    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.532    11.066 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.066    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.582ns  (logic 4.057ns (72.673%)  route 1.526ns (27.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.750     5.414    clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  r_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  r_led_reg[0]/Q
                         net (fo=1, routed)           1.526     7.458    leds_OBUF[0]
    M9                   OBUF (Prop_obuf_I_O)         3.539    10.997 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.997    leds[0]
    M9                                                                r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.404ns (83.344%)  route 0.281ns (16.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.497    clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  r_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  r_led_reg[0]/Q
                         net (fo=1, routed)           0.281     1.941    leds_OBUF[0]
    M9                   OBUF (Prop_obuf_I_O)         1.240     3.181 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.181    leds[0]
    M9                                                                r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.373ns (80.519%)  route 0.332ns (19.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  r_led_reg[1]/Q
                         net (fo=1, routed)           0.332     1.969    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.232     3.201 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.201    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.408ns (80.910%)  route 0.332ns (19.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  r_led_reg[3]/Q
                         net (fo=1, routed)           0.332     1.992    leds_OBUF[3]
    R13                  OBUF (Prop_obuf_I_O)         1.244     3.236 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.236    leds[3]
    R13                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.410ns (80.530%)  route 0.341ns (19.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  r_led_reg[5]/Q
                         net (fo=1, routed)           0.341     2.001    leds_OBUF[5]
    R11                  OBUF (Prop_obuf_I_O)         1.246     3.247 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.247    leds[5]
    R11                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.396ns (79.696%)  route 0.356ns (20.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  r_led_reg[4]/Q
                         net (fo=1, routed)           0.356     1.992    leds_OBUF[4]
    R12                  OBUF (Prop_obuf_I_O)         1.255     3.247 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.247    leds[4]
    R12                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.390ns (77.986%)  route 0.392ns (22.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.497    clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  r_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  r_led_reg[2]/Q
                         net (fo=1, routed)           0.392     2.053    leds_OBUF[2]
    P13                  OBUF (Prop_obuf_I_O)         1.226     3.279 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.279    leds[2]
    P13                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.374ns (76.864%)  route 0.413ns (23.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  r_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  r_led_reg[7]/Q
                         net (fo=1, routed)           0.413     2.050    leds_OBUF[7]
    R15                  OBUF (Prop_obuf_I_O)         1.233     3.283 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.283    leds[7]
    R15                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.413ns (78.157%)  route 0.395ns (21.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.496    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  r_led_reg[6]/Q
                         net (fo=1, routed)           0.395     2.054    leds_OBUF[6]
    P11                  OBUF (Prop_obuf_I_O)         1.249     3.303 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.303    leds[6]
    P11                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.392ns  (logic 1.768ns (40.261%)  route 2.624ns (59.739%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.464     2.985    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.109 r  r_led[7]_i_2/O
                         net (fo=8, routed)           1.159     4.268    r_led[7]_i_2_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.392 r  r_led[3]_i_1/O
                         net (fo=1, routed)           0.000     4.392    r_led[3]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  r_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570     4.958    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[3]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.384ns  (logic 1.768ns (40.332%)  route 2.616ns (59.668%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.464     2.985    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.109 r  r_led[7]_i_2/O
                         net (fo=8, routed)           1.152     4.260    r_led[7]_i_2_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.384 r  r_led[6]_i_1/O
                         net (fo=1, routed)           0.000     4.384    r_led[6]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  r_led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570     4.958    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[6]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.768ns (40.353%)  route 2.614ns (59.647%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.464     2.985    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.109 r  r_led[7]_i_2/O
                         net (fo=8, routed)           1.149     4.258    r_led[7]_i_2_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.382 r  r_led[5]_i_1/O
                         net (fo=1, routed)           0.000     4.382    r_led[5]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  r_led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.570     4.958    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  r_led_reg[5]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.219ns  (logic 1.768ns (41.917%)  route 2.450ns (58.083%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.464     2.985    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.109 r  r_led[7]_i_2/O
                         net (fo=8, routed)           0.986     4.095    r_led[7]_i_2_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.219 r  r_led[4]_i_1/O
                         net (fo=1, routed)           0.000     4.219    r_led[4]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  r_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.571     4.959    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[4]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.217ns  (logic 1.768ns (41.937%)  route 2.448ns (58.063%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.464     2.985    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.109 r  r_led[7]_i_2/O
                         net (fo=8, routed)           0.984     4.093    r_led[7]_i_2_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.217 r  r_led[1]_i_1/O
                         net (fo=1, routed)           0.000     4.217    r_led[1]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  r_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.571     4.959    clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  r_led_reg[1]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.115ns  (logic 1.672ns (40.640%)  route 2.443ns (59.360%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 f  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 f  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.473     2.994    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.146 r  r_b[7]_i_1/O
                         net (fo=8, routed)           0.969     4.115    r_b[7]_i_1_n_0
    SLICE_X42Y14         FDRE                                         r  r_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.571     4.959    clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  r_b_reg[4]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_b_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.115ns  (logic 1.672ns (40.640%)  route 2.443ns (59.360%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 f  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 f  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.473     2.994    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.146 r  r_b[7]_i_1/O
                         net (fo=8, routed)           0.969     4.115    r_b[7]_i_1_n_0
    SLICE_X42Y14         FDRE                                         r  r_b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.571     4.959    clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  r_b_reg[5]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_b_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.115ns  (logic 1.672ns (40.640%)  route 2.443ns (59.360%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 f  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 f  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.473     2.994    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.146 r  r_b[7]_i_1/O
                         net (fo=8, routed)           0.969     4.115    r_b[7]_i_1_n_0
    SLICE_X42Y14         FDRE                                         r  r_b_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.571     4.959    clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  r_b_reg[6]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.115ns  (logic 1.672ns (40.640%)  route 2.443ns (59.360%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 f  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 f  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.473     2.994    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I1_O)        0.152     3.146 r  r_b[7]_i_1/O
                         net (fo=8, routed)           0.969     4.115    r_b[7]_i_1_n_0
    SLICE_X42Y14         FDRE                                         r  r_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.571     4.959    clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  r_b_reg[7]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 1.768ns (43.419%)  route 2.304ns (56.581%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          1.464     2.985    buttons_IBUF[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124     3.109 r  r_led[7]_i_2/O
                         net (fo=8, routed)           0.840     3.949    r_led[7]_i_2_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.073 r  r_led[2]_i_1/O
                         net (fo=1, routed)           0.000     4.073    r_led[2]_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  r_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.572     4.960    clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  r_led_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_a_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.288ns (42.125%)  route 0.395ns (57.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          0.395     0.683    buttons_IBUF[0]
    SLICE_X43Y12         FDRE                                         r  r_a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.012    clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  r_a_reg[0]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_a_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.288ns (42.125%)  route 0.395ns (57.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          0.395     0.683    buttons_IBUF[0]
    SLICE_X43Y12         FDRE                                         r  r_a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.012    clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  r_a_reg[1]/C

Slack:                    inf
  Source:                 buttons[0]
                            (input port)
  Destination:            r_a_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.288ns (42.125%)  route 0.395ns (57.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  buttons[0] (IN)
                         net (fo=0)                   0.000     0.000    buttons[0]
    M10                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  buttons_IBUF[0]_inst/O
                         net (fo=11, routed)          0.395     0.683    buttons_IBUF[0]
    SLICE_X43Y12         FDRE                                         r  r_a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.012    clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  r_a_reg[2]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            r_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.252ns (34.935%)  route 0.469ns (65.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.469     0.721    switches_IBUF[0]
    SLICE_X43Y12         FDRE                                         r  r_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.012    clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  r_a_reg[0]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            r_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.271ns (37.545%)  route 0.450ns (62.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P9                                                0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    P9                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  switches_IBUF[2]_inst/O
                         net (fo=3, routed)           0.450     0.721    switches_IBUF[2]
    SLICE_X42Y11         FDRE                                         r  r_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.014    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[2]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            r_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.252ns (33.912%)  route 0.491ns (66.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.491     0.743    switches_IBUF[0]
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.014    clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  r_b_reg[0]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            r_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.268ns (35.575%)  route 0.484ns (64.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P8                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    P8                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  switches_IBUF[3]_inst/O
                         net (fo=3, routed)           0.484     0.752    switches_IBUF[3]
    SLICE_X42Y13         FDRE                                         r  r_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     2.011    clk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  r_b_reg[3]/C

Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            r_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.300ns (39.320%)  route 0.463ns (60.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    N8                   IBUF (Prop_ibuf_I_O)         0.300     0.300 r  switches_IBUF[4]_inst/O
                         net (fo=2, routed)           0.463     0.762    switches_IBUF[4]
    SLICE_X42Y14         FDRE                                         r  r_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     2.011    clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  r_b_reg[4]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            r_instr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.268ns (34.659%)  route 0.504ns (65.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P8                                                0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    P8                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  switches_IBUF[3]_inst/O
                         net (fo=3, routed)           0.504     0.772    switches_IBUF[3]
    SLICE_X43Y11         FDRE                                         r  r_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.014    clk_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  r_instr_reg[3]/C

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            r_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.293ns (37.877%)  route 0.480ns (62.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    M11                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  switches_IBUF[6]_inst/O
                         net (fo=2, routed)           0.480     0.772    switches_IBUF[6]
    SLICE_X43Y14         FDRE                                         r  r_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     2.011    clk_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  r_a_reg[6]/C





