digraph "CFG for '_Z10stencil_1diPdS_' function" {
	label="CFG for '_Z10stencil_1diPdS_' function";

	Node0x45f6d50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp slt i32 %12, %0\l  br i1 %13, label %14, label %89\l|{<s0>T|<s1>F}}"];
	Node0x45f6d50:s0 -> Node0x45f8c50;
	Node0x45f6d50:s1 -> Node0x45f8ce0;
	Node0x45f8c50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%14:\l14:                                               \l  %15 = add nuw nsw i32 %11, 5\l  %16 = sext i32 %12 to i64\l  %17 = getelementptr inbounds double, double addrspace(1)* %1, i64 %16\l  %18 = load double, double addrspace(1)* %17, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %19 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %15\l  store double %18, double addrspace(3)* %19, align 8, !tbaa !7\l  %20 = icmp ult i32 %11, 5\l  %21 = icmp sgt i32 %12, 4\l  %22 = select i1 %20, i1 %21, i1 false\l  br i1 %22, label %23, label %29\l|{<s0>T|<s1>F}}"];
	Node0x45f8c50:s0 -> Node0x45fa240;
	Node0x45f8c50:s1 -> Node0x45fa2d0;
	Node0x45fa240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%23:\l23:                                               \l  %24 = add nsw i32 %12, -5\l  %25 = zext i32 %24 to i64\l  %26 = getelementptr inbounds double, double addrspace(1)* %1, i64 %25\l  %27 = load double, double addrspace(1)* %26, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %11\l  store double %27, double addrspace(3)* %28, align 8, !tbaa !7\l  br label %29\l}"];
	Node0x45fa240 -> Node0x45fa2d0;
	Node0x45fa2d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%29:\l29:                                               \l  %30 = add nsw i32 %0, -5\l  %31 = icmp slt i32 %12, %30\l  %32 = select i1 %20, i1 %31, i1 false\l  br i1 %32, label %33, label %40\l|{<s0>T|<s1>F}}"];
	Node0x45fa2d0:s0 -> Node0x45f8f20;
	Node0x45fa2d0:s1 -> Node0x45f8f70;
	Node0x45f8f20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%33:\l33:                                               \l  %34 = add nsw i32 %12, 256\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds double, double addrspace(1)* %1, i64 %35\l  %37 = load double, double addrspace(1)* %36, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = add nuw nsw i32 %11, 261\l  %39 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %38\l  store double %37, double addrspace(3)* %39, align 8, !tbaa !7\l  br label %40\l}"];
	Node0x45f8f20 -> Node0x45f8f70;
	Node0x45f8f70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%40:\l40:                                               \l  %41 = select i1 %21, i1 %31, i1 false\l  br i1 %41, label %42, label %83\l|{<s0>T|<s1>F}}"];
	Node0x45f8f70:s0 -> Node0x45fb250;
	Node0x45f8f70:s1 -> Node0x45fb2a0;
	Node0x45fb250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%42:\l42:                                               \l  %43 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %11\l  %44 = load double, double addrspace(3)* %43, align 8, !tbaa !7\l  %45 = fadd contract double %44, 0.000000e+00\l  %46 = add nuw nsw i32 %11, 1\l  %47 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %46\l  %48 = load double, double addrspace(3)* %47, align 8, !tbaa !7\l  %49 = fadd contract double %45, %48\l  %50 = add nuw nsw i32 %11, 2\l  %51 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %50\l  %52 = load double, double addrspace(3)* %51, align 8, !tbaa !7\l  %53 = fadd contract double %49, %52\l  %54 = add nuw nsw i32 %11, 3\l  %55 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %54\l  %56 = load double, double addrspace(3)* %55, align 8, !tbaa !7\l  %57 = fadd contract double %53, %56\l  %58 = add nuw nsw i32 %11, 4\l  %59 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %58\l  %60 = load double, double addrspace(3)* %59, align 8, !tbaa !7\l  %61 = fadd contract double %57, %60\l  %62 = fadd contract double %61, %18\l  %63 = add nuw nsw i32 %11, 6\l  %64 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %63\l  %65 = load double, double addrspace(3)* %64, align 8, !tbaa !7\l  %66 = fadd contract double %62, %65\l  %67 = add nuw nsw i32 %11, 7\l  %68 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %67\l  %69 = load double, double addrspace(3)* %68, align 8, !tbaa !7\l  %70 = fadd contract double %66, %69\l  %71 = add nuw nsw i32 %11, 8\l  %72 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %71\l  %73 = load double, double addrspace(3)* %72, align 8, !tbaa !7\l  %74 = fadd contract double %70, %73\l  %75 = add nuw nsw i32 %11, 9\l  %76 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %75\l  %77 = load double, double addrspace(3)* %76, align 8, !tbaa !7\l  %78 = fadd contract double %74, %77\l  %79 = add nuw nsw i32 %11, 10\l  %80 = getelementptr inbounds [266 x double], [266 x double] addrspace(3)*\l... @_ZZ10stencil_1diPdS_E4temp, i32 0, i32 %79\l  %81 = load double, double addrspace(3)* %80, align 8, !tbaa !7\l  %82 = fadd contract double %78, %81\l  br label %86\l}"];
	Node0x45fb250 -> Node0x45fd8b0;
	Node0x45fb2a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%83:\l83:                                               \l  %84 = sitofp i32 %12 to double\l  %85 = fmul contract double %84, 1.100000e+01\l  br label %86\l}"];
	Node0x45fb2a0 -> Node0x45fd8b0;
	Node0x45fd8b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%86:\l86:                                               \l  %87 = phi double [ %82, %42 ], [ %85, %83 ]\l  %88 = getelementptr inbounds double, double addrspace(1)* %2, i64 %16\l  store double %87, double addrspace(1)* %88, align 8, !tbaa !7\l  br label %89\l}"];
	Node0x45fd8b0 -> Node0x45f8ce0;
	Node0x45f8ce0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%89:\l89:                                               \l  ret void\l}"];
}
