#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a191554580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001a1915f0d20_0 .net "PC", 31 0, v000001a1915e8f70_0;  1 drivers
v000001a1915efa60_0 .var "clk", 0 0;
v000001a1915ef420_0 .net "clkout", 0 0, L_000001a19158db40;  1 drivers
v000001a1915f0dc0_0 .net "cycles_consumed", 31 0, v000001a1915efe20_0;  1 drivers
v000001a1915efb00_0 .var "rst", 0 0;
S_000001a1914f6580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001a191554580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001a191570740 .param/l "RType" 0 4 2, C4<000000>;
P_000001a191570778 .param/l "add" 0 4 5, C4<100000>;
P_000001a1915707b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a1915707e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001a191570820 .param/l "and_" 0 4 5, C4<100100>;
P_000001a191570858 .param/l "andi" 0 4 8, C4<001100>;
P_000001a191570890 .param/l "beq" 0 4 10, C4<000100>;
P_000001a1915708c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001a191570900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a191570938 .param/l "j" 0 4 12, C4<000010>;
P_000001a191570970 .param/l "jal" 0 4 12, C4<000011>;
P_000001a1915709a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a1915709e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001a191570a18 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a191570a50 .param/l "or_" 0 4 5, C4<100101>;
P_000001a191570a88 .param/l "ori" 0 4 8, C4<001101>;
P_000001a191570ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a191570af8 .param/l "sll" 0 4 6, C4<000000>;
P_000001a191570b30 .param/l "slt" 0 4 5, C4<101010>;
P_000001a191570b68 .param/l "slti" 0 4 8, C4<101010>;
P_000001a191570ba0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a191570bd8 .param/l "sub" 0 4 5, C4<100010>;
P_000001a191570c10 .param/l "subu" 0 4 5, C4<100011>;
P_000001a191570c48 .param/l "sw" 0 4 8, C4<101011>;
P_000001a191570c80 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a191570cb8 .param/l "xori" 0 4 8, C4<001110>;
L_000001a19158da60 .functor NOT 1, v000001a1915efb00_0, C4<0>, C4<0>, C4<0>;
L_000001a19158d2f0 .functor NOT 1, v000001a1915efb00_0, C4<0>, C4<0>, C4<0>;
L_000001a19158dbb0 .functor NOT 1, v000001a1915efb00_0, C4<0>, C4<0>, C4<0>;
L_000001a19158d360 .functor NOT 1, v000001a1915efb00_0, C4<0>, C4<0>, C4<0>;
L_000001a19158d8a0 .functor NOT 1, v000001a1915efb00_0, C4<0>, C4<0>, C4<0>;
L_000001a19158d830 .functor NOT 1, v000001a1915efb00_0, C4<0>, C4<0>, C4<0>;
L_000001a19158dc20 .functor NOT 1, v000001a1915efb00_0, C4<0>, C4<0>, C4<0>;
L_000001a19158d7c0 .functor NOT 1, v000001a1915efb00_0, C4<0>, C4<0>, C4<0>;
L_000001a19158db40 .functor OR 1, v000001a1915efa60_0, v000001a19155ac80_0, C4<0>, C4<0>;
L_000001a19158d3d0 .functor OR 1, L_000001a191639940, L_000001a19163a660, C4<0>, C4<0>;
L_000001a19158d910 .functor AND 1, L_000001a19163a0c0, L_000001a19163a7a0, C4<1>, C4<1>;
L_000001a19158dc90 .functor NOT 1, v000001a1915efb00_0, C4<0>, C4<0>, C4<0>;
L_000001a19158d440 .functor OR 1, L_000001a19163a5c0, L_000001a19163ab60, C4<0>, C4<0>;
L_000001a19158dd70 .functor OR 1, L_000001a19158d440, L_000001a191639d00, C4<0>, C4<0>;
L_000001a19158cfe0 .functor OR 1, L_000001a191639f80, L_000001a191650910, C4<0>, C4<0>;
L_000001a19158d210 .functor AND 1, L_000001a191639ee0, L_000001a19158cfe0, C4<1>, C4<1>;
L_000001a19158dd00 .functor OR 1, L_000001a19164fc90, L_000001a191650e10, C4<0>, C4<0>;
L_000001a19158d9f0 .functor AND 1, L_000001a19164f970, L_000001a19158dd00, C4<1>, C4<1>;
L_000001a19158d050 .functor NOT 1, L_000001a19158db40, C4<0>, C4<0>, C4<0>;
v000001a1915e91f0_0 .net "ALUOp", 3 0, v000001a19155ae60_0;  1 drivers
v000001a1915e9470_0 .net "ALUResult", 31 0, v000001a1915e90b0_0;  1 drivers
v000001a1915e9510_0 .net "ALUSrc", 0 0, v000001a19155a500_0;  1 drivers
v000001a1915ec1c0_0 .net "ALUin2", 31 0, L_000001a191650190;  1 drivers
v000001a1915ec300_0 .net "MemReadEn", 0 0, v000001a191559c40_0;  1 drivers
v000001a1915ebd60_0 .net "MemWriteEn", 0 0, v000001a191559d80_0;  1 drivers
v000001a1915ec940_0 .net "MemtoReg", 0 0, v000001a191559ce0_0;  1 drivers
v000001a1915eb400_0 .net "PC", 31 0, v000001a1915e8f70_0;  alias, 1 drivers
v000001a1915eb9a0_0 .net "PCPlus1", 31 0, L_000001a19163a160;  1 drivers
v000001a1915eb360_0 .net "PCsrc", 0 0, v000001a1915e9c90_0;  1 drivers
v000001a1915ec440_0 .net "RegDst", 0 0, v000001a191559b00_0;  1 drivers
v000001a1915ece40_0 .net "RegWriteEn", 0 0, v000001a191559e20_0;  1 drivers
v000001a1915ecda0_0 .net "WriteRegister", 4 0, L_000001a19163aac0;  1 drivers
v000001a1915eafa0_0 .net *"_ivl_0", 0 0, L_000001a19158da60;  1 drivers
L_000001a1915f0fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a1915ec760_0 .net/2u *"_ivl_10", 4 0, L_000001a1915f0fd0;  1 drivers
L_000001a1915f13c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915eba40_0 .net *"_ivl_101", 15 0, L_000001a1915f13c0;  1 drivers
v000001a1915ec6c0_0 .net *"_ivl_102", 31 0, L_000001a19163aa20;  1 drivers
L_000001a1915f1408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915eb220_0 .net *"_ivl_105", 25 0, L_000001a1915f1408;  1 drivers
L_000001a1915f1450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915eb2c0_0 .net/2u *"_ivl_106", 31 0, L_000001a1915f1450;  1 drivers
v000001a1915eb040_0 .net *"_ivl_108", 0 0, L_000001a19163a0c0;  1 drivers
L_000001a1915f1498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001a1915ec9e0_0 .net/2u *"_ivl_110", 5 0, L_000001a1915f1498;  1 drivers
v000001a1915ec4e0_0 .net *"_ivl_112", 0 0, L_000001a19163a7a0;  1 drivers
v000001a1915eb5e0_0 .net *"_ivl_115", 0 0, L_000001a19158d910;  1 drivers
v000001a1915ec260_0 .net *"_ivl_116", 47 0, L_000001a191639620;  1 drivers
L_000001a1915f14e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ec800_0 .net *"_ivl_119", 15 0, L_000001a1915f14e0;  1 drivers
L_000001a1915f1018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a1915ebfe0_0 .net/2u *"_ivl_12", 5 0, L_000001a1915f1018;  1 drivers
v000001a1915eb680_0 .net *"_ivl_120", 47 0, L_000001a191639760;  1 drivers
L_000001a1915f1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ebae0_0 .net *"_ivl_123", 15 0, L_000001a1915f1528;  1 drivers
v000001a1915ec3a0_0 .net *"_ivl_125", 0 0, L_000001a191638fe0;  1 drivers
v000001a1915eb0e0_0 .net *"_ivl_126", 31 0, L_000001a19163a2a0;  1 drivers
v000001a1915ec620_0 .net *"_ivl_128", 47 0, L_000001a19163a3e0;  1 drivers
v000001a1915eca80_0 .net *"_ivl_130", 47 0, L_000001a19163a340;  1 drivers
v000001a1915eb720_0 .net *"_ivl_132", 47 0, L_000001a1916399e0;  1 drivers
v000001a1915eb180_0 .net *"_ivl_134", 47 0, L_000001a191639bc0;  1 drivers
v000001a1915eb4a0_0 .net *"_ivl_14", 0 0, L_000001a1915efba0;  1 drivers
v000001a1915eb540_0 .net *"_ivl_140", 0 0, L_000001a19158dc90;  1 drivers
L_000001a1915f15b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915eb7c0_0 .net/2u *"_ivl_142", 31 0, L_000001a1915f15b8;  1 drivers
L_000001a1915f1690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001a1915eb860_0 .net/2u *"_ivl_146", 5 0, L_000001a1915f1690;  1 drivers
v000001a1915ecbc0_0 .net *"_ivl_148", 0 0, L_000001a19163a5c0;  1 drivers
L_000001a1915f16d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001a1915ecb20_0 .net/2u *"_ivl_150", 5 0, L_000001a1915f16d8;  1 drivers
v000001a1915ecc60_0 .net *"_ivl_152", 0 0, L_000001a19163ab60;  1 drivers
v000001a1915ebb80_0 .net *"_ivl_155", 0 0, L_000001a19158d440;  1 drivers
L_000001a1915f1720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001a1915eb900_0 .net/2u *"_ivl_156", 5 0, L_000001a1915f1720;  1 drivers
v000001a1915ecd00_0 .net *"_ivl_158", 0 0, L_000001a191639d00;  1 drivers
L_000001a1915f1060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001a1915ebe00_0 .net/2u *"_ivl_16", 4 0, L_000001a1915f1060;  1 drivers
v000001a1915ebc20_0 .net *"_ivl_161", 0 0, L_000001a19158dd70;  1 drivers
L_000001a1915f1768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ebcc0_0 .net/2u *"_ivl_162", 15 0, L_000001a1915f1768;  1 drivers
v000001a1915ebea0_0 .net *"_ivl_164", 31 0, L_000001a19163a8e0;  1 drivers
v000001a1915ec580_0 .net *"_ivl_167", 0 0, L_000001a19163aca0;  1 drivers
v000001a1915ebf40_0 .net *"_ivl_168", 15 0, L_000001a191639b20;  1 drivers
v000001a1915ec080_0 .net *"_ivl_170", 31 0, L_000001a19163ad40;  1 drivers
v000001a1915ec120_0 .net *"_ivl_174", 31 0, L_000001a19163a020;  1 drivers
L_000001a1915f17b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ec8a0_0 .net *"_ivl_177", 25 0, L_000001a1915f17b0;  1 drivers
L_000001a1915f17f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ede10_0 .net/2u *"_ivl_178", 31 0, L_000001a1915f17f8;  1 drivers
v000001a1915ee770_0 .net *"_ivl_180", 0 0, L_000001a191639ee0;  1 drivers
L_000001a1915f1840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ed870_0 .net/2u *"_ivl_182", 5 0, L_000001a1915f1840;  1 drivers
v000001a1915ee6d0_0 .net *"_ivl_184", 0 0, L_000001a191639f80;  1 drivers
L_000001a1915f1888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a1915ee810_0 .net/2u *"_ivl_186", 5 0, L_000001a1915f1888;  1 drivers
v000001a1915ee310_0 .net *"_ivl_188", 0 0, L_000001a191650910;  1 drivers
v000001a1915ed690_0 .net *"_ivl_19", 4 0, L_000001a1915f0000;  1 drivers
v000001a1915ed190_0 .net *"_ivl_191", 0 0, L_000001a19158cfe0;  1 drivers
v000001a1915ed230_0 .net *"_ivl_193", 0 0, L_000001a19158d210;  1 drivers
L_000001a1915f18d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a1915ee8b0_0 .net/2u *"_ivl_194", 5 0, L_000001a1915f18d0;  1 drivers
v000001a1915ed4b0_0 .net *"_ivl_196", 0 0, L_000001a1916502d0;  1 drivers
L_000001a1915f1918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a1915ed050_0 .net/2u *"_ivl_198", 31 0, L_000001a1915f1918;  1 drivers
L_000001a1915f0f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ecfb0_0 .net/2u *"_ivl_2", 5 0, L_000001a1915f0f88;  1 drivers
v000001a1915edeb0_0 .net *"_ivl_20", 4 0, L_000001a1915efc40;  1 drivers
v000001a1915ee950_0 .net *"_ivl_200", 31 0, L_000001a19164fbf0;  1 drivers
v000001a1915ed910_0 .net *"_ivl_204", 31 0, L_000001a1916509b0;  1 drivers
L_000001a1915f1960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915edd70_0 .net *"_ivl_207", 25 0, L_000001a1915f1960;  1 drivers
L_000001a1915f19a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ed9b0_0 .net/2u *"_ivl_208", 31 0, L_000001a1915f19a8;  1 drivers
v000001a1915edf50_0 .net *"_ivl_210", 0 0, L_000001a19164f970;  1 drivers
L_000001a1915f19f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a1915edff0_0 .net/2u *"_ivl_212", 5 0, L_000001a1915f19f0;  1 drivers
v000001a1915ee9f0_0 .net *"_ivl_214", 0 0, L_000001a19164fc90;  1 drivers
L_000001a1915f1a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a1915eda50_0 .net/2u *"_ivl_216", 5 0, L_000001a1915f1a38;  1 drivers
v000001a1915ee3b0_0 .net *"_ivl_218", 0 0, L_000001a191650e10;  1 drivers
v000001a1915edb90_0 .net *"_ivl_221", 0 0, L_000001a19158dd00;  1 drivers
v000001a1915ee450_0 .net *"_ivl_223", 0 0, L_000001a19158d9f0;  1 drivers
L_000001a1915f1a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a1915edaf0_0 .net/2u *"_ivl_224", 5 0, L_000001a1915f1a80;  1 drivers
v000001a1915edc30_0 .net *"_ivl_226", 0 0, L_000001a19164f330;  1 drivers
v000001a1915ed2d0_0 .net *"_ivl_228", 31 0, L_000001a1916504b0;  1 drivers
v000001a1915ed370_0 .net *"_ivl_24", 0 0, L_000001a19158dbb0;  1 drivers
L_000001a1915f10a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a1915ed410_0 .net/2u *"_ivl_26", 4 0, L_000001a1915f10a8;  1 drivers
v000001a1915ee270_0 .net *"_ivl_29", 4 0, L_000001a1915f00a0;  1 drivers
v000001a1915ed730_0 .net *"_ivl_32", 0 0, L_000001a19158d360;  1 drivers
L_000001a1915f10f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a1915ee090_0 .net/2u *"_ivl_34", 4 0, L_000001a1915f10f0;  1 drivers
v000001a1915eea90_0 .net *"_ivl_37", 4 0, L_000001a1915f0280;  1 drivers
v000001a1915edcd0_0 .net *"_ivl_40", 0 0, L_000001a19158d8a0;  1 drivers
L_000001a1915f1138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ee130_0 .net/2u *"_ivl_42", 15 0, L_000001a1915f1138;  1 drivers
v000001a1915ee630_0 .net *"_ivl_45", 15 0, L_000001a19163a980;  1 drivers
v000001a1915eeb30_0 .net *"_ivl_48", 0 0, L_000001a19158d830;  1 drivers
v000001a1915ee4f0_0 .net *"_ivl_5", 5 0, L_000001a1915ef560;  1 drivers
L_000001a1915f1180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ed550_0 .net/2u *"_ivl_50", 36 0, L_000001a1915f1180;  1 drivers
L_000001a1915f11c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915eebd0_0 .net/2u *"_ivl_52", 31 0, L_000001a1915f11c8;  1 drivers
v000001a1915ed5f0_0 .net *"_ivl_55", 4 0, L_000001a191639800;  1 drivers
v000001a1915ee1d0_0 .net *"_ivl_56", 36 0, L_000001a1916391c0;  1 drivers
v000001a1915ed7d0_0 .net *"_ivl_58", 36 0, L_000001a19163a480;  1 drivers
v000001a1915ee590_0 .net *"_ivl_62", 0 0, L_000001a19158dc20;  1 drivers
L_000001a1915f1210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a1915eec70_0 .net/2u *"_ivl_64", 5 0, L_000001a1915f1210;  1 drivers
v000001a1915eee50_0 .net *"_ivl_67", 5 0, L_000001a191639c60;  1 drivers
v000001a1915eed10_0 .net *"_ivl_70", 0 0, L_000001a19158d7c0;  1 drivers
L_000001a1915f1258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915eedb0_0 .net/2u *"_ivl_72", 57 0, L_000001a1915f1258;  1 drivers
L_000001a1915f12a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915ed0f0_0 .net/2u *"_ivl_74", 31 0, L_000001a1915f12a0;  1 drivers
v000001a1915f0aa0_0 .net *"_ivl_77", 25 0, L_000001a191639580;  1 drivers
v000001a1915f0780_0 .net *"_ivl_78", 57 0, L_000001a1916396c0;  1 drivers
v000001a1915ef060_0 .net *"_ivl_8", 0 0, L_000001a19158d2f0;  1 drivers
v000001a1915f0140_0 .net *"_ivl_80", 57 0, L_000001a19163ae80;  1 drivers
L_000001a1915f12e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a1915ef1a0_0 .net/2u *"_ivl_84", 31 0, L_000001a1915f12e8;  1 drivers
L_000001a1915f1330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001a1915ef740_0 .net/2u *"_ivl_88", 5 0, L_000001a1915f1330;  1 drivers
v000001a1915f0960_0 .net *"_ivl_90", 0 0, L_000001a191639940;  1 drivers
L_000001a1915f1378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001a1915f0b40_0 .net/2u *"_ivl_92", 5 0, L_000001a1915f1378;  1 drivers
v000001a1915f0be0_0 .net *"_ivl_94", 0 0, L_000001a19163a660;  1 drivers
v000001a1915f0c80_0 .net *"_ivl_97", 0 0, L_000001a19158d3d0;  1 drivers
v000001a1915f0320_0 .net *"_ivl_98", 47 0, L_000001a1916394e0;  1 drivers
v000001a1915f0e60_0 .net "adderResult", 31 0, L_000001a191639da0;  1 drivers
v000001a1915ef100_0 .net "address", 31 0, L_000001a19163ac00;  1 drivers
v000001a1915ef7e0_0 .net "clk", 0 0, L_000001a19158db40;  alias, 1 drivers
v000001a1915efe20_0 .var "cycles_consumed", 31 0;
v000001a1915f0460_0 .net "extImm", 31 0, L_000001a191639120;  1 drivers
v000001a1915ef6a0_0 .net "funct", 5 0, L_000001a1916398a0;  1 drivers
v000001a1915f01e0_0 .net "hlt", 0 0, v000001a19155ac80_0;  1 drivers
v000001a1915f03c0_0 .net "imm", 15 0, L_000001a1916393a0;  1 drivers
v000001a1915efd80_0 .net "immediate", 31 0, L_000001a1916507d0;  1 drivers
v000001a1915f0500_0 .net "input_clk", 0 0, v000001a1915efa60_0;  1 drivers
v000001a1915f0640_0 .net "instruction", 31 0, L_000001a19163a840;  1 drivers
v000001a1915f06e0_0 .net "memoryReadData", 31 0, v000001a1915e8890_0;  1 drivers
v000001a1915ef380_0 .net "nextPC", 31 0, L_000001a191639a80;  1 drivers
v000001a1915f08c0_0 .net "opcode", 5 0, L_000001a1915ef600;  1 drivers
v000001a1915f05a0_0 .net "rd", 4 0, L_000001a1915ef920;  1 drivers
v000001a1915ef880_0 .net "readData1", 31 0, L_000001a19158dde0;  1 drivers
v000001a1915f0820_0 .net "readData1_w", 31 0, L_000001a19164ffb0;  1 drivers
v000001a1915ef9c0_0 .net "readData2", 31 0, L_000001a19158d130;  1 drivers
v000001a1915f0a00_0 .net "rs", 4 0, L_000001a1915efce0;  1 drivers
v000001a1915efec0_0 .net "rst", 0 0, v000001a1915efb00_0;  1 drivers
v000001a1915ef240_0 .net "rt", 4 0, L_000001a19163a200;  1 drivers
v000001a1915ef4c0_0 .net "shamt", 31 0, L_000001a19163ade0;  1 drivers
v000001a1915eff60_0 .net "wire_instruction", 31 0, L_000001a19158cf70;  1 drivers
v000001a1915ef2e0_0 .net "writeData", 31 0, L_000001a191650370;  1 drivers
v000001a1915eefc0_0 .net "zero", 0 0, L_000001a19164f6f0;  1 drivers
L_000001a1915ef560 .part L_000001a19163a840, 26, 6;
L_000001a1915ef600 .functor MUXZ 6, L_000001a1915ef560, L_000001a1915f0f88, L_000001a19158da60, C4<>;
L_000001a1915efba0 .cmp/eq 6, L_000001a1915ef600, L_000001a1915f1018;
L_000001a1915f0000 .part L_000001a19163a840, 11, 5;
L_000001a1915efc40 .functor MUXZ 5, L_000001a1915f0000, L_000001a1915f1060, L_000001a1915efba0, C4<>;
L_000001a1915ef920 .functor MUXZ 5, L_000001a1915efc40, L_000001a1915f0fd0, L_000001a19158d2f0, C4<>;
L_000001a1915f00a0 .part L_000001a19163a840, 21, 5;
L_000001a1915efce0 .functor MUXZ 5, L_000001a1915f00a0, L_000001a1915f10a8, L_000001a19158dbb0, C4<>;
L_000001a1915f0280 .part L_000001a19163a840, 16, 5;
L_000001a19163a200 .functor MUXZ 5, L_000001a1915f0280, L_000001a1915f10f0, L_000001a19158d360, C4<>;
L_000001a19163a980 .part L_000001a19163a840, 0, 16;
L_000001a1916393a0 .functor MUXZ 16, L_000001a19163a980, L_000001a1915f1138, L_000001a19158d8a0, C4<>;
L_000001a191639800 .part L_000001a19163a840, 6, 5;
L_000001a1916391c0 .concat [ 5 32 0 0], L_000001a191639800, L_000001a1915f11c8;
L_000001a19163a480 .functor MUXZ 37, L_000001a1916391c0, L_000001a1915f1180, L_000001a19158d830, C4<>;
L_000001a19163ade0 .part L_000001a19163a480, 0, 32;
L_000001a191639c60 .part L_000001a19163a840, 0, 6;
L_000001a1916398a0 .functor MUXZ 6, L_000001a191639c60, L_000001a1915f1210, L_000001a19158dc20, C4<>;
L_000001a191639580 .part L_000001a19163a840, 0, 26;
L_000001a1916396c0 .concat [ 26 32 0 0], L_000001a191639580, L_000001a1915f12a0;
L_000001a19163ae80 .functor MUXZ 58, L_000001a1916396c0, L_000001a1915f1258, L_000001a19158d7c0, C4<>;
L_000001a19163ac00 .part L_000001a19163ae80, 0, 32;
L_000001a19163a160 .arith/sum 32, v000001a1915e8f70_0, L_000001a1915f12e8;
L_000001a191639940 .cmp/eq 6, L_000001a1915ef600, L_000001a1915f1330;
L_000001a19163a660 .cmp/eq 6, L_000001a1915ef600, L_000001a1915f1378;
L_000001a1916394e0 .concat [ 32 16 0 0], L_000001a19163ac00, L_000001a1915f13c0;
L_000001a19163aa20 .concat [ 6 26 0 0], L_000001a1915ef600, L_000001a1915f1408;
L_000001a19163a0c0 .cmp/eq 32, L_000001a19163aa20, L_000001a1915f1450;
L_000001a19163a7a0 .cmp/eq 6, L_000001a1916398a0, L_000001a1915f1498;
L_000001a191639620 .concat [ 32 16 0 0], L_000001a19158dde0, L_000001a1915f14e0;
L_000001a191639760 .concat [ 32 16 0 0], v000001a1915e8f70_0, L_000001a1915f1528;
L_000001a191638fe0 .part L_000001a1916393a0, 15, 1;
LS_000001a19163a2a0_0_0 .concat [ 1 1 1 1], L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0;
LS_000001a19163a2a0_0_4 .concat [ 1 1 1 1], L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0;
LS_000001a19163a2a0_0_8 .concat [ 1 1 1 1], L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0;
LS_000001a19163a2a0_0_12 .concat [ 1 1 1 1], L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0;
LS_000001a19163a2a0_0_16 .concat [ 1 1 1 1], L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0;
LS_000001a19163a2a0_0_20 .concat [ 1 1 1 1], L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0;
LS_000001a19163a2a0_0_24 .concat [ 1 1 1 1], L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0;
LS_000001a19163a2a0_0_28 .concat [ 1 1 1 1], L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0, L_000001a191638fe0;
LS_000001a19163a2a0_1_0 .concat [ 4 4 4 4], LS_000001a19163a2a0_0_0, LS_000001a19163a2a0_0_4, LS_000001a19163a2a0_0_8, LS_000001a19163a2a0_0_12;
LS_000001a19163a2a0_1_4 .concat [ 4 4 4 4], LS_000001a19163a2a0_0_16, LS_000001a19163a2a0_0_20, LS_000001a19163a2a0_0_24, LS_000001a19163a2a0_0_28;
L_000001a19163a2a0 .concat [ 16 16 0 0], LS_000001a19163a2a0_1_0, LS_000001a19163a2a0_1_4;
L_000001a19163a3e0 .concat [ 16 32 0 0], L_000001a1916393a0, L_000001a19163a2a0;
L_000001a19163a340 .arith/sum 48, L_000001a191639760, L_000001a19163a3e0;
L_000001a1916399e0 .functor MUXZ 48, L_000001a19163a340, L_000001a191639620, L_000001a19158d910, C4<>;
L_000001a191639bc0 .functor MUXZ 48, L_000001a1916399e0, L_000001a1916394e0, L_000001a19158d3d0, C4<>;
L_000001a191639da0 .part L_000001a191639bc0, 0, 32;
L_000001a191639a80 .functor MUXZ 32, L_000001a19163a160, L_000001a191639da0, v000001a1915e9c90_0, C4<>;
L_000001a19163a840 .functor MUXZ 32, L_000001a19158cf70, L_000001a1915f15b8, L_000001a19158dc90, C4<>;
L_000001a19163a5c0 .cmp/eq 6, L_000001a1915ef600, L_000001a1915f1690;
L_000001a19163ab60 .cmp/eq 6, L_000001a1915ef600, L_000001a1915f16d8;
L_000001a191639d00 .cmp/eq 6, L_000001a1915ef600, L_000001a1915f1720;
L_000001a19163a8e0 .concat [ 16 16 0 0], L_000001a1916393a0, L_000001a1915f1768;
L_000001a19163aca0 .part L_000001a1916393a0, 15, 1;
LS_000001a191639b20_0_0 .concat [ 1 1 1 1], L_000001a19163aca0, L_000001a19163aca0, L_000001a19163aca0, L_000001a19163aca0;
LS_000001a191639b20_0_4 .concat [ 1 1 1 1], L_000001a19163aca0, L_000001a19163aca0, L_000001a19163aca0, L_000001a19163aca0;
LS_000001a191639b20_0_8 .concat [ 1 1 1 1], L_000001a19163aca0, L_000001a19163aca0, L_000001a19163aca0, L_000001a19163aca0;
LS_000001a191639b20_0_12 .concat [ 1 1 1 1], L_000001a19163aca0, L_000001a19163aca0, L_000001a19163aca0, L_000001a19163aca0;
L_000001a191639b20 .concat [ 4 4 4 4], LS_000001a191639b20_0_0, LS_000001a191639b20_0_4, LS_000001a191639b20_0_8, LS_000001a191639b20_0_12;
L_000001a19163ad40 .concat [ 16 16 0 0], L_000001a1916393a0, L_000001a191639b20;
L_000001a191639120 .functor MUXZ 32, L_000001a19163ad40, L_000001a19163a8e0, L_000001a19158dd70, C4<>;
L_000001a19163a020 .concat [ 6 26 0 0], L_000001a1915ef600, L_000001a1915f17b0;
L_000001a191639ee0 .cmp/eq 32, L_000001a19163a020, L_000001a1915f17f8;
L_000001a191639f80 .cmp/eq 6, L_000001a1916398a0, L_000001a1915f1840;
L_000001a191650910 .cmp/eq 6, L_000001a1916398a0, L_000001a1915f1888;
L_000001a1916502d0 .cmp/eq 6, L_000001a1915ef600, L_000001a1915f18d0;
L_000001a19164fbf0 .functor MUXZ 32, L_000001a191639120, L_000001a1915f1918, L_000001a1916502d0, C4<>;
L_000001a1916507d0 .functor MUXZ 32, L_000001a19164fbf0, L_000001a19163ade0, L_000001a19158d210, C4<>;
L_000001a1916509b0 .concat [ 6 26 0 0], L_000001a1915ef600, L_000001a1915f1960;
L_000001a19164f970 .cmp/eq 32, L_000001a1916509b0, L_000001a1915f19a8;
L_000001a19164fc90 .cmp/eq 6, L_000001a1916398a0, L_000001a1915f19f0;
L_000001a191650e10 .cmp/eq 6, L_000001a1916398a0, L_000001a1915f1a38;
L_000001a19164f330 .cmp/eq 6, L_000001a1915ef600, L_000001a1915f1a80;
L_000001a1916504b0 .functor MUXZ 32, L_000001a19158dde0, v000001a1915e8f70_0, L_000001a19164f330, C4<>;
L_000001a19164ffb0 .functor MUXZ 32, L_000001a1916504b0, L_000001a19158d130, L_000001a19158d9f0, C4<>;
S_000001a191570d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a191561b60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a19158d980 .functor NOT 1, v000001a19155a500_0, C4<0>, C4<0>, C4<0>;
v000001a191559880_0 .net *"_ivl_0", 0 0, L_000001a19158d980;  1 drivers
v000001a19155a5a0_0 .net "in1", 31 0, L_000001a19158d130;  alias, 1 drivers
v000001a191559a60_0 .net "in2", 31 0, L_000001a1916507d0;  alias, 1 drivers
v000001a191559740_0 .net "out", 31 0, L_000001a191650190;  alias, 1 drivers
v000001a191559920_0 .net "s", 0 0, v000001a19155a500_0;  alias, 1 drivers
L_000001a191650190 .functor MUXZ 32, L_000001a1916507d0, L_000001a19158d130, L_000001a19158d980, C4<>;
S_000001a1914f6710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001a1915e80a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001a1915e80d8 .param/l "add" 0 4 5, C4<100000>;
P_000001a1915e8110 .param/l "addi" 0 4 8, C4<001000>;
P_000001a1915e8148 .param/l "addu" 0 4 5, C4<100001>;
P_000001a1915e8180 .param/l "and_" 0 4 5, C4<100100>;
P_000001a1915e81b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001a1915e81f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a1915e8228 .param/l "bne" 0 4 10, C4<000101>;
P_000001a1915e8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a1915e8298 .param/l "j" 0 4 12, C4<000010>;
P_000001a1915e82d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a1915e8308 .param/l "jr" 0 4 6, C4<001000>;
P_000001a1915e8340 .param/l "lw" 0 4 8, C4<100011>;
P_000001a1915e8378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a1915e83b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001a1915e83e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a1915e8420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a1915e8458 .param/l "sll" 0 4 6, C4<000000>;
P_000001a1915e8490 .param/l "slt" 0 4 5, C4<101010>;
P_000001a1915e84c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001a1915e8500 .param/l "srl" 0 4 6, C4<000010>;
P_000001a1915e8538 .param/l "sub" 0 4 5, C4<100010>;
P_000001a1915e8570 .param/l "subu" 0 4 5, C4<100011>;
P_000001a1915e85a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001a1915e85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a1915e8618 .param/l "xori" 0 4 8, C4<001110>;
v000001a19155ae60_0 .var "ALUOp", 3 0;
v000001a19155a500_0 .var "ALUSrc", 0 0;
v000001a191559c40_0 .var "MemReadEn", 0 0;
v000001a191559d80_0 .var "MemWriteEn", 0 0;
v000001a191559ce0_0 .var "MemtoReg", 0 0;
v000001a191559b00_0 .var "RegDst", 0 0;
v000001a191559e20_0 .var "RegWriteEn", 0 0;
v000001a19155a640_0 .net "funct", 5 0, L_000001a1916398a0;  alias, 1 drivers
v000001a19155ac80_0 .var "hlt", 0 0;
v000001a191559ec0_0 .net "opcode", 5 0, L_000001a1915ef600;  alias, 1 drivers
v000001a19155a8c0_0 .net "rst", 0 0, v000001a1915efb00_0;  alias, 1 drivers
E_000001a191561da0 .event anyedge, v000001a19155a8c0_0, v000001a191559ec0_0, v000001a19155a640_0;
S_000001a1915a69c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001a191561820 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001a19158cf70 .functor BUFZ 32, L_000001a19163a700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a19155a000_0 .net "Data_Out", 31 0, L_000001a19158cf70;  alias, 1 drivers
v000001a19155a960 .array "InstMem", 0 1023, 31 0;
v000001a19155af00_0 .net *"_ivl_0", 31 0, L_000001a19163a700;  1 drivers
v000001a19155a0a0_0 .net *"_ivl_3", 9 0, L_000001a191639260;  1 drivers
v000001a19155a140_0 .net *"_ivl_4", 11 0, L_000001a191639080;  1 drivers
L_000001a1915f1570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a19155afa0_0 .net *"_ivl_7", 1 0, L_000001a1915f1570;  1 drivers
v000001a19155a1e0_0 .net "addr", 31 0, v000001a1915e8f70_0;  alias, 1 drivers
v000001a19155a3c0_0 .var/i "i", 31 0;
L_000001a19163a700 .array/port v000001a19155a960, L_000001a191639080;
L_000001a191639260 .part v000001a1915e8f70_0, 0, 10;
L_000001a191639080 .concat [ 10 2 0 0], L_000001a191639260, L_000001a1915f1570;
S_000001a1915a6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001a19158dde0 .functor BUFZ 32, L_000001a191639300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a19158d130 .functor BUFZ 32, L_000001a191639e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a19155aa00_0 .net *"_ivl_0", 31 0, L_000001a191639300;  1 drivers
v000001a19155b0e0_0 .net *"_ivl_10", 6 0, L_000001a19163a520;  1 drivers
L_000001a1915f1648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a191537de0_0 .net *"_ivl_13", 1 0, L_000001a1915f1648;  1 drivers
v000001a1915378e0_0 .net *"_ivl_2", 6 0, L_000001a191639440;  1 drivers
L_000001a1915f1600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a1915e8bb0_0 .net *"_ivl_5", 1 0, L_000001a1915f1600;  1 drivers
v000001a1915e9d30_0 .net *"_ivl_8", 31 0, L_000001a191639e40;  1 drivers
v000001a1915e95b0_0 .net "clk", 0 0, L_000001a19158db40;  alias, 1 drivers
v000001a1915e9830_0 .var/i "i", 31 0;
v000001a1915e9790_0 .net "readData1", 31 0, L_000001a19158dde0;  alias, 1 drivers
v000001a1915e98d0_0 .net "readData2", 31 0, L_000001a19158d130;  alias, 1 drivers
v000001a1915e86b0_0 .net "readRegister1", 4 0, L_000001a1915efce0;  alias, 1 drivers
v000001a1915e9bf0_0 .net "readRegister2", 4 0, L_000001a19163a200;  alias, 1 drivers
v000001a1915ea050 .array "registers", 31 0, 31 0;
v000001a1915e8d90_0 .net "rst", 0 0, v000001a1915efb00_0;  alias, 1 drivers
v000001a1915ea2d0_0 .net "we", 0 0, v000001a191559e20_0;  alias, 1 drivers
v000001a1915ea410_0 .net "writeData", 31 0, L_000001a191650370;  alias, 1 drivers
v000001a1915ea550_0 .net "writeRegister", 4 0, L_000001a19163aac0;  alias, 1 drivers
E_000001a191561860/0 .event negedge, v000001a19155a8c0_0;
E_000001a191561860/1 .event posedge, v000001a1915e95b0_0;
E_000001a191561860 .event/or E_000001a191561860/0, E_000001a191561860/1;
L_000001a191639300 .array/port v000001a1915ea050, L_000001a191639440;
L_000001a191639440 .concat [ 5 2 0 0], L_000001a1915efce0, L_000001a1915f1600;
L_000001a191639e40 .array/port v000001a1915ea050, L_000001a19163a520;
L_000001a19163a520 .concat [ 5 2 0 0], L_000001a19163a200, L_000001a1915f1648;
S_000001a1914f4c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001a1915a6b50;
 .timescale 0 0;
v000001a19155a820_0 .var/i "i", 31 0;
S_000001a1914f4dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001a191562260 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001a19158d0c0 .functor NOT 1, v000001a191559b00_0, C4<0>, C4<0>, C4<0>;
v000001a1915e9650_0 .net *"_ivl_0", 0 0, L_000001a19158d0c0;  1 drivers
v000001a1915e9290_0 .net "in1", 4 0, L_000001a19163a200;  alias, 1 drivers
v000001a1915ea4b0_0 .net "in2", 4 0, L_000001a1915ef920;  alias, 1 drivers
v000001a1915e9970_0 .net "out", 4 0, L_000001a19163aac0;  alias, 1 drivers
v000001a1915e8c50_0 .net "s", 0 0, v000001a191559b00_0;  alias, 1 drivers
L_000001a19163aac0 .functor MUXZ 5, L_000001a1915ef920, L_000001a19163a200, L_000001a19158d0c0, C4<>;
S_000001a191524a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001a191562520 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001a19158de50 .functor NOT 1, v000001a191559ce0_0, C4<0>, C4<0>, C4<0>;
v000001a1915e9e70_0 .net *"_ivl_0", 0 0, L_000001a19158de50;  1 drivers
v000001a1915e8750_0 .net "in1", 31 0, v000001a1915e90b0_0;  alias, 1 drivers
v000001a1915ea190_0 .net "in2", 31 0, v000001a1915e8890_0;  alias, 1 drivers
v000001a1915e9b50_0 .net "out", 31 0, L_000001a191650370;  alias, 1 drivers
v000001a1915e96f0_0 .net "s", 0 0, v000001a191559ce0_0;  alias, 1 drivers
L_000001a191650370 .functor MUXZ 32, v000001a1915e8890_0, v000001a1915e90b0_0, L_000001a19158de50, C4<>;
S_000001a191524c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001a191510120 .param/l "ADD" 0 9 12, C4<0000>;
P_000001a191510158 .param/l "AND" 0 9 12, C4<0010>;
P_000001a191510190 .param/l "NOR" 0 9 12, C4<0101>;
P_000001a1915101c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001a191510200 .param/l "SGT" 0 9 12, C4<0111>;
P_000001a191510238 .param/l "SLL" 0 9 12, C4<1000>;
P_000001a191510270 .param/l "SLT" 0 9 12, C4<0110>;
P_000001a1915102a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001a1915102e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001a191510318 .param/l "XOR" 0 9 12, C4<0100>;
P_000001a191510350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001a191510388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001a1915f1ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a1915e9a10_0 .net/2u *"_ivl_0", 31 0, L_000001a1915f1ac8;  1 drivers
v000001a1915e8a70_0 .net "opSel", 3 0, v000001a19155ae60_0;  alias, 1 drivers
v000001a1915e87f0_0 .net "operand1", 31 0, L_000001a19164ffb0;  alias, 1 drivers
v000001a1915e9f10_0 .net "operand2", 31 0, L_000001a191650190;  alias, 1 drivers
v000001a1915e90b0_0 .var "result", 31 0;
v000001a1915e9ab0_0 .net "zero", 0 0, L_000001a19164f6f0;  alias, 1 drivers
E_000001a191561ba0 .event anyedge, v000001a19155ae60_0, v000001a1915e87f0_0, v000001a191559740_0;
L_000001a19164f6f0 .cmp/eq 32, v000001a1915e90b0_0, L_000001a1915f1ac8;
S_000001a1915103d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001a1915ea670 .param/l "RType" 0 4 2, C4<000000>;
P_000001a1915ea6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001a1915ea6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001a1915ea718 .param/l "addu" 0 4 5, C4<100001>;
P_000001a1915ea750 .param/l "and_" 0 4 5, C4<100100>;
P_000001a1915ea788 .param/l "andi" 0 4 8, C4<001100>;
P_000001a1915ea7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001a1915ea7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001a1915ea830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001a1915ea868 .param/l "j" 0 4 12, C4<000010>;
P_000001a1915ea8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001a1915ea8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001a1915ea910 .param/l "lw" 0 4 8, C4<100011>;
P_000001a1915ea948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001a1915ea980 .param/l "or_" 0 4 5, C4<100101>;
P_000001a1915ea9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001a1915ea9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001a1915eaa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001a1915eaa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001a1915eaa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001a1915eaad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001a1915eab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001a1915eab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001a1915eab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001a1915eabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001a1915eabe8 .param/l "xori" 0 4 8, C4<001110>;
v000001a1915e9c90_0 .var "PCsrc", 0 0;
v000001a1915e8cf0_0 .net "funct", 5 0, L_000001a1916398a0;  alias, 1 drivers
v000001a1915e9dd0_0 .net "opcode", 5 0, L_000001a1915ef600;  alias, 1 drivers
v000001a1915e93d0_0 .net "operand1", 31 0, L_000001a19158dde0;  alias, 1 drivers
v000001a1915e9fb0_0 .net "operand2", 31 0, L_000001a191650190;  alias, 1 drivers
v000001a1915ea0f0_0 .net "rst", 0 0, v000001a1915efb00_0;  alias, 1 drivers
E_000001a1915622a0/0 .event anyedge, v000001a19155a8c0_0, v000001a191559ec0_0, v000001a1915e9790_0, v000001a191559740_0;
E_000001a1915622a0/1 .event anyedge, v000001a19155a640_0;
E_000001a1915622a0 .event/or E_000001a1915622a0/0, E_000001a1915622a0/1;
S_000001a1915eac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001a1915e8e30 .array "DataMem", 0 1023, 31 0;
v000001a1915ea230_0 .net "address", 31 0, v000001a1915e90b0_0;  alias, 1 drivers
v000001a1915ea370_0 .net "clock", 0 0, L_000001a19158d050;  1 drivers
v000001a1915e8ed0_0 .net "data", 31 0, L_000001a19158d130;  alias, 1 drivers
v000001a1915e9330_0 .var/i "i", 31 0;
v000001a1915e8890_0 .var "q", 31 0;
v000001a1915e8b10_0 .net "rden", 0 0, v000001a191559c40_0;  alias, 1 drivers
v000001a1915e8930_0 .net "wren", 0 0, v000001a191559d80_0;  alias, 1 drivers
E_000001a1915626a0 .event posedge, v000001a1915ea370_0;
S_000001a1915eadc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001a1914f6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001a191561c20 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001a1915e89d0_0 .net "PCin", 31 0, L_000001a191639a80;  alias, 1 drivers
v000001a1915e8f70_0 .var "PCout", 31 0;
v000001a1915e9010_0 .net "clk", 0 0, L_000001a19158db40;  alias, 1 drivers
v000001a1915e9150_0 .net "rst", 0 0, v000001a1915efb00_0;  alias, 1 drivers
    .scope S_000001a1915103d0;
T_0 ;
    %wait E_000001a1915622a0;
    %load/vec4 v000001a1915ea0f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1915e9c90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a1915e9dd0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001a1915e93d0_0;
    %load/vec4 v000001a1915e9fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001a1915e9dd0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001a1915e93d0_0;
    %load/vec4 v000001a1915e9fb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001a1915e9dd0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001a1915e9dd0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001a1915e9dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001a1915e8cf0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001a1915e9c90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a1915eadc0;
T_1 ;
    %wait E_000001a191561860;
    %load/vec4 v000001a1915e9150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a1915e8f70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a1915e89d0_0;
    %assign/vec4 v000001a1915e8f70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a1915a69c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a19155a3c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a19155a3c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a19155a3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %load/vec4 v000001a19155a3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a19155a3c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a19155a960, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001a1914f6710;
T_3 ;
    %wait E_000001a191561da0;
    %load/vec4 v000001a19155a8c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001a19155ac80_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a191559e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a191559d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a191559ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a191559c40_0, 0;
    %assign/vec4 v000001a191559b00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001a19155ac80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001a19155ae60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001a19155a500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a191559e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a191559d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a191559ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a191559c40_0, 0, 1;
    %store/vec4 v000001a191559b00_0, 0, 1;
    %load/vec4 v000001a191559ec0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155ac80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559e20_0, 0;
    %load/vec4 v000001a19155a640_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a191559b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559ce0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a191559d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a19155a500_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a19155ae60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a1915a6b50;
T_4 ;
    %wait E_000001a191561860;
    %fork t_1, S_000001a1914f4c30;
    %jmp t_0;
    .scope S_000001a1914f4c30;
t_1 ;
    %load/vec4 v000001a1915e8d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a19155a820_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001a19155a820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a19155a820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915ea050, 0, 4;
    %load/vec4 v000001a19155a820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a19155a820_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a1915ea2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001a1915ea410_0;
    %load/vec4 v000001a1915ea550_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915ea050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915ea050, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001a1915a6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a1915a6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1915e9830_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a1915e9830_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001a1915e9830_0;
    %ix/getv/s 4, v000001a1915e9830_0;
    %load/vec4a v000001a1915ea050, 4;
    %ix/getv/s 4, v000001a1915e9830_0;
    %load/vec4a v000001a1915ea050, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a1915e9830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a1915e9830_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001a191524c00;
T_6 ;
    %wait E_000001a191561ba0;
    %load/vec4 v000001a1915e8a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001a1915e87f0_0;
    %load/vec4 v000001a1915e9f10_0;
    %add;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001a1915e87f0_0;
    %load/vec4 v000001a1915e9f10_0;
    %sub;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001a1915e87f0_0;
    %load/vec4 v000001a1915e9f10_0;
    %and;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001a1915e87f0_0;
    %load/vec4 v000001a1915e9f10_0;
    %or;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001a1915e87f0_0;
    %load/vec4 v000001a1915e9f10_0;
    %xor;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001a1915e87f0_0;
    %load/vec4 v000001a1915e9f10_0;
    %or;
    %inv;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001a1915e87f0_0;
    %load/vec4 v000001a1915e9f10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001a1915e9f10_0;
    %load/vec4 v000001a1915e87f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001a1915e87f0_0;
    %ix/getv 4, v000001a1915e9f10_0;
    %shiftl 4;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001a1915e87f0_0;
    %ix/getv 4, v000001a1915e9f10_0;
    %shiftr 4;
    %assign/vec4 v000001a1915e90b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001a1915eac30;
T_7 ;
    %wait E_000001a1915626a0;
    %load/vec4 v000001a1915e8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a1915ea230_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a1915e8e30, 4;
    %assign/vec4 v000001a1915e8890_0, 0;
T_7.0 ;
    %load/vec4 v000001a1915e8930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a1915e8ed0_0;
    %ix/getv 3, v000001a1915ea230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a1915eac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1915e9330_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001a1915e9330_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a1915e9330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %load/vec4 v000001a1915e9330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a1915e9330_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a1915e8e30, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001a1915eac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1915e9330_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001a1915e9330_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001a1915e9330_0;
    %load/vec4a v000001a1915e8e30, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001a1915e9330_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a1915e9330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a1915e9330_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001a1914f6580;
T_10 ;
    %wait E_000001a191561860;
    %load/vec4 v000001a1915efec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a1915efe20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a1915efe20_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a1915efe20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a191554580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1915efa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1915efb00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001a191554580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001a1915efa60_0;
    %inv;
    %assign/vec4 v000001a1915efa60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a191554580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1915efb00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1915efb00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001a1915f0dc0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
