{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741193579938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741193579938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 10:52:59 2025 " "Processing started: Wed Mar  5 10:52:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741193579938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193579938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_4_PWM -c Practica_4_PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_4_PWM -c Practica_4_PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193579938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741193580184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741193580184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/clock_divider/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/clock_divider/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../utils/clock_divider/clock_divider.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/clock_divider/clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741193587233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../utils/debouncer_one_shot/debouncer/debouncer.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/debouncer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741193587235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/counter_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/counter_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_debouncer " "Found entity 1: counter_debouncer" {  } { { "../utils/debouncer_one_shot/debouncer/counter_debouncer.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/counter_debouncer.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741193587236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "one_shot.v(27) " "Verilog HDL information at one_shot.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "../utils/debouncer_one_shot/one_shot/one_shot.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/one_shot/one_shot.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741193587237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/one_shot/one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/one_shot/one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "../utils/debouncer_one_shot/one_shot/one_shot.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/one_shot/one_shot.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741193587237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gnuno/onedrive/documentos/tec/4to/logica_programable/te2002b-diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_one_shot " "Found entity 1: debouncer_one_shot" {  } { { "../utils/debouncer_one_shot/debouncer_one_shot.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741193587238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741193587239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_tb " "Found entity 1: pwm_tb" {  } { { "pwm_tb.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741193587240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_one_shot pwm.v(45) " "Verilog HDL Implicit Net warning at pwm.v(45): created implicit net for \"rst_one_shot\"" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741193587240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm " "Elaborating entity \"pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741193587265 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DC pwm.v(56) " "Verilog HDL Always Construct warning at pwm.v(56): inferring latch(es) for variable \"DC\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741193587267 "|pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC\[0\] pwm.v(56) " "Inferred latch for \"DC\[0\]\" at pwm.v(56)" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587268 "|pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC\[1\] pwm.v(56) " "Inferred latch for \"DC\[1\]\" at pwm.v(56)" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587268 "|pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC\[2\] pwm.v(56) " "Inferred latch for \"DC\[2\]\" at pwm.v(56)" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587268 "|pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC\[3\] pwm.v(56) " "Inferred latch for \"DC\[3\]\" at pwm.v(56)" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587268 "|pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_one_shot debouncer_one_shot:DEB_ONE_SHOT_RST " "Elaborating entity \"debouncer_one_shot\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_RST\"" {  } { { "pwm.v" "DEB_ONE_SHOT_RST" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741193587286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer_one_shot:DEB_ONE_SHOT_RST\|debouncer:DEBOUNCER " "Elaborating entity \"debouncer\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_RST\|debouncer:DEBOUNCER\"" {  } { { "../utils/debouncer_one_shot/debouncer_one_shot.v" "DEBOUNCER" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741193587288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_debouncer debouncer_one_shot:DEB_ONE_SHOT_RST\|debouncer:DEBOUNCER\|counter_debouncer:CONTADOR_PARA_RATE " "Elaborating entity \"counter_debouncer\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_RST\|debouncer:DEBOUNCER\|counter_debouncer:CONTADOR_PARA_RATE\"" {  } { { "../utils/debouncer_one_shot/debouncer/debouncer.v" "CONTADOR_PARA_RATE" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/debouncer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741193587289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter_debouncer.v(51) " "Verilog HDL assignment warning at counter_debouncer.v(51): truncated value with size 32 to match size of target (13)" {  } { { "../utils/debouncer_one_shot/debouncer/counter_debouncer.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer/counter_debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741193587290 "|pwm|debouncer_one_shot:DEB_ONE_SHOT_RST|debouncer:DEBOUNCER|counter_debouncer:CONTADOR_PARA_RATE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot debouncer_one_shot:DEB_ONE_SHOT_RST\|one_shot:ONE_SHOT " "Elaborating entity \"one_shot\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_RST\|one_shot:ONE_SHOT\"" {  } { { "../utils/debouncer_one_shot/debouncer_one_shot.v" "ONE_SHOT" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741193587291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_one_shot debouncer_one_shot:DEB_ONE_SHOT_PB_INC " "Elaborating entity \"debouncer_one_shot\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_PB_INC\"" {  } { { "pwm.v" "DEB_ONE_SHOT_PB_INC" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741193587293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER " "Elaborating entity \"debouncer\" for hierarchy \"debouncer_one_shot:DEB_ONE_SHOT_PB_INC\|debouncer:DEBOUNCER\"" {  } { { "../utils/debouncer_one_shot/debouncer_one_shot.v" "DEBOUNCER" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/utils/debouncer_one_shot/debouncer_one_shot.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741193587294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:CLOCK_DIVIDER " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:CLOCK_DIVIDER\"" {  } { { "pwm.v" "CLOCK_DIVIDER" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741193587298 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741193587594 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741193587594 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741193587614 "|pwm|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741193587614 "|pwm|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741193587614 "|pwm|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741193587614 "|pwm|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741193587614 "|pwm|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741193587614 "|pwm|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "pwm.v" "" { Text "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/pwm.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741193587614 "|pwm|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741193587614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741193587661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/output_files/Practica_4_PWM.map.smsg " "Generated suppressed messages file C:/Users/gnuno/OneDrive/Documentos/Tec/4to/logica_programable/TE2002B-Diseno-con-logica-programable/Practica_4_PWM/output_files/Practica_4_PWM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193587959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741193588053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741193588053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741193588094 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741193588094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741193588094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741193588094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741193588119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 10:53:08 2025 " "Processing ended: Wed Mar  5 10:53:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741193588119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741193588119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741193588119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741193588119 ""}
