14:11:26.263 > [37m[37m
14:11:26.263 > 
14:11:26.263 > 
14:11:26.263 > >>> SERIAL PORT ACTIVE <<<
14:11:26.263 > >>> STARTING SX1262 TEST <<<
14:11:26.762 > [37m[37m
14:11:26.762 > ################################################################################
14:11:26.762 > #                                                                              #
14:11:26.762 > #           SX1262 LoRa Module SPI Configuration Test                         #
14:11:26.762 > #          [37m [37mSeeed Studio XIAO ESP32-S3 + Wio-SX1262                           #
14:11:26.762 > #                                                                              #
14:11:26.762 > ################################################################################
14:11:26.762 > 
14:11:26.762 > [0000001 ms] [INFO ] Test sequence started
14:11:26.828 > [37m[0000002 ms] [INFO ] Board: XIAO ESP32-S3
14:11:26.828 > [0000003 ms] [INFO ] Module: Wio-SX1262 (Semtech SX1262)
14:11:26.828 > 
14:11:26.828 > ============================================================================
14:11:26.828 >   PIN CONFIGURATION VERIFICATION
14:11:26.828 > ============================================================================
14:11:26.828 >   NSS (Chip Select): GPIO 7 (expected: 7)
14:11:26.828 >   MOSI:              GPIO 10 (expected: 10)
14:11:26.828 >   MISO:              GPIO 9 (expected: 9)
14:11:26.828 >   SCK:               GPIO 8 (expected: 8)
14:11:26.828 >   RST:               GPIO 3 (expected: 3)
14:11:26.828 >   BUSY:              GPIO 4 (expected: 4)
14:11:26.828 >   DIO1:              GPIO 2 (expected: 2)
14:11:26.828 > [0000006 ms] [PASS ] Pin definitions verified - all correct!
14:11:26.828 > 
14:11:26.828 > 
14:11:26.828 > ============================================================================
14:11:26.828 >   GPIO INITIALIZATION
14:11:26.828 > ============================================================================
14:11:26.828 >   NSS pin configured (GPIO 7)
14:11:26.828 >   RESET pin configured (GPIO 3)
14:11:26.828 >   BUSY pin configured (GPIO 4)
14:11:26.828 >   DIO1 pin configured (GPIO 2)
14:11:26.828 > [0000008 ms] [PASS ] All GPIO pins initialized successfully
14:11:26.870 > [37m[37m
14:11:26.870 > ============================================================================
14:11:26.870 >   SPI BUS INITIALIZATION
14:11:26.870 > ============================================================================
14:11:26.870 > [37m[0000110 ms] [INFO ] SPI bus initialized:
14:11:26.870 > [37m [37m SCK:  GPIO 8
14:11:26.870 >   MISO: GPIO 9
14:11:26.870 >   MOSI: GPIO 10
14:11:26.870 >   NSS:  GPIO 7
14:11:26.870 > [0000111 ms] [PASS ] SPI initialization completed
14:11:26.974 > [37m[37m
14:11:26.974 > ============================================================================
14:11:26.974 >   HARDWARE RESET
14:11:26.974 > ============================================================================
14:11:26.974 > [37m[0000213 ms] [INFO ] Performing hardware reset...
14:11:26.984 > [37m[[37m0000223 ms] [PASS ] Hardware reset completed successfully
14:11:27.074 > [37m[37m
14:11:27.089 > ============================================================================
14:11:27.089 >   TEST 1: SPI COMMUNICATION
14:11:27.089 > ============================================================================
14:11:27.089 > [37m[0000325 ms] [INFO ] Reading firmware version register...
14:11:27.089 > [37m [37m Firmware Version: 0x00
14:11:27.089 > [0000326 ms] [FAIL ] Invalid version read - SPI communication may be faulty
14:11:27.089 > [37m [37m Possible causes:
14:11:27.089 >     - Incorrect wiring
14:11:27.089 >     - Module not powered
14:11:27.089 >     - SPI clock/mode mismatch
14:11:27.134 > [37m[37m
14:11:27.134 > ============================================================================
14:11:27.134 >   TEST 2: REGISTER READ/WRITE
14:11:27.134 > ============================================================================
14:11:27.134 > [37m[[37m0000378 ms] [INFO ] Testing register write and read-back...
14:11:27.134 > [37m [37m Original value at 0x0911: 0x00
14:11:27.145 > [37m  Wrote 0x55, read back 0x00
14:11:27.145 > [0000380 ms] [FAIL ] Register read/write test failed
14:11:27.189 > [37m[37m
14:11:27.189 > ============================================================================
14:11:27.189 >   TEST 3: STANDBY MODE CONFIGURATION
14:11:27.189 > ============================================================================
14:11:27.189 > [37m[0000432 ms] [INFO ] Setting module to STDBY_RC mode...
14:11:27.207 > [37m [37m Status Byte: 0x00
14:11:27.207 >     Chip Mode:     UNUSED
14:11:27.207 >     Command Status: UNUSED
14:11:27.207 > [0000442 ms] [FAIL ] Failed to enter STDBY_RC mode
14:11:27.258 > [37m[37m
14:11:27.293 > ============================================================================
14:11:27.293 >   TEST 4: TCXO CONFIGURATION
14:11:27.293 > ============================================================================
14:11:27.293 > [0000494 ms] [INFO ] Configuring TCXO via DIO3...
14:11:27.293 >   TCXO Configuration:
14:11:27.293 >     Voltage: 3.3V (via DIO3)
14:11:27.293 >     Timeout: ~1ms
14:11:27.293 > [0000500 ms] [PASS ] TCXO configuration completed
14:11:27.315 > [37m[37m
14:11:27.315 > ============================================================================
14:11:27.315 >   TEST 5: MODULE CALIBRATION
14:11:27.315 > ============================================================================
14:11:27.315 > [37m[[37m0000551 ms] [INFO ] Calibrating all module subsystems...
14:11:27.317 > [37m [37m Calibrating:
14:11:27.317 >     - 64kHz RC oscillator
14:11:27.317 >     - 13MHz RC oscillator
14:11:27.317 >     - PLL
14:11:27.317 >     - ADC pulse
14:11:27.317 >     - ADC bulk N
14:11:27.317 >     - ADC bulk P
14:11:27.317 >     - Image rejection
14:11:27.413 > [37m[[37m0000652 ms] [PASS ] Module calibration completed successfully
14:11:27.454 > [37m[37m
14:11:27.469 > ============================================================================
14:11:27.469 >   TEST 6: KEY REGISTER VALUES
14:11:27.469 > ============================================================================
14:11:27.469 > [37m[0000704 ms] [INFO ] Reading important configuration registers...
14:11:27.470 > [37m[37m
14:11:27.470 >   Firmware Version          [0x0320] = 0x00 (0b0)
14:11:27.470 >   LNA Regime                [0x08E2] = 0x00 (0b0)
14:11:27.470 >   RX Gai[37mn                   [0x08AC] = 0x00 (0b0)
14:11:27.470 >   XTA Trim                  [0x0911] = 0x00 (0b0)
14:11:27.470 >   XTB Trim                  [0x0912] = 0x00 (0b0)
14:11:27.470 > [37m  OCP Config                [0x08E7] = 0x00 (0b0)
14:11:27.470 > [0000706 ms] [PASS ] Register read completed
14:11:27.519 > [37m[37m
14:11:27.519 > ============================================================================
14:11:27.519 >   TEST 7: DEVICE ERROR CHECK
14:11:27.519 > ============================================================================
14:11:27.519 > [37m[[37m0000758 ms] [INFO ] Checking for device errors...
14:11:27.519 >   Error Register: 0x0000
14:11:27.519 > [0000758 ms][37m [PASS ] No device errors detected
14:11:27.573 > [37m[37m
14:11:27.573 > ============================================================================
14:11:27.573 >   TEST 8: CLOCK CONFIGURATION
14:11:27.573 > ============================================================================
14:11:27.575 > [37m[[37m0000810 ms] [INFO ] Configuring module clock settings...
14:11:27.575 > [37m [37m Clock Configuration:
14:11:27.575 >     XTA Trim: 0x12
14:11:27.575 >     XTB Trim: 0x12
14:11:27.575 >     Crystal: 32 MHz (external TCXO)
14:11:27.575 > [37m[0000811 ms] [FAIL ] Clock configuration verification failed
14:11:27.622 > [37m[37m
14:11:27.622 > ============================================================================
14:11:27.622 >   TEST SUMMARY
14:11:27.622 > ============================================================================
14:11:27.622 > 
14:11:27.628 > [37m  Test 1 - SPI Communication:      FAIL
14:11:27.628 >   Test 2 - Register Access:        FAIL
14:11:27.628 >   Test 3 - Standby Mode:           FAIL
14:11:27.628 >   Test 4 - TCXO Configuration:     PASS
14:11:27.628 >   Test 5 - Module Calibration:     PASS
14:11:27.628 >   Test 6 - Key Registers:          PASS
14:11:27.628 >   Test 7 - Device Errors:          PASS
14:11:27.628 >   Test 8 - Clock Configuration:    FAIL
14:11:27.628 > 
14:11:27.628 >   â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•[37mâ•â•â•â•â•â•â•â•[37m[37mâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
14:11:27.629 >   â•‘  SOME TESTS FAILED - CHECK ERRORS ABOVE    â•‘
14:11:27.629 >   â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
14:11:27.629 > 
14:11:27.629 > Total test duration: 864 ms
14:11:27.629 > 
14:11:27.629 > ################################################################################
14:11:27.629 > 
14:11:27.629 > [0000865 ms] [INFO ] Test sequence completed
14:11:27.629 > [37m[[37m0000866 ms] [INFO ] To save this output to a file, run: pio device monitor | tee logs/test_output.log
