<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="0" tests="1" time="960">
<testsuite disabled="0" errors="0" failures="0" name="hyperram_cover" skipped="0" tests="1" time="960">
<properties>
<property name="os" value="posix"/>
</properties>
<testcase classname="hyperram_cover" name="default" status="PASS" time="960">
<system-out>SBY 19:38:13 [hyperram_cover] Removing directory 'hyperram_cover'.
SBY 19:38:13 [hyperram_cover] Copy 'src/hyperram.v' to 'hyperram_cover/src/hyperram.v'.
SBY 19:38:13 [hyperram_cover] engine_0: smtbmc
SBY 19:38:13 [hyperram_cover] base: starting process &quot;cd hyperram_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 19:38:13 [hyperram_cover] base: Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:89.4-89.95.
SBY 19:38:13 [hyperram_cover] base: Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:91.4-91.103.
SBY 19:38:13 [hyperram_cover] base: Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:97.4-97.96.
SBY 19:38:13 [hyperram_cover] base: Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:99.4-99.104.
SBY 19:38:13 [hyperram_cover] base: Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:342.13-342.59.
SBY 19:38:13 [hyperram_cover] base: Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:343.15-343.64.
SBY 19:38:13 [hyperram_cover] base: Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:344.15-344.31.
SBY 19:38:18 [hyperram_cover] base: finished (returncode=0)
SBY 19:38:18 [hyperram_cover] smt2: starting process &quot;cd hyperram_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 19:38:19 [hyperram_cover] smt2: finished (returncode=0)
SBY 19:38:19 [hyperram_cover] engine_0: starting process &quot;cd hyperram_cover; yosys-smtbmc --presat --unroll -c --noprogress -t 1000  --append 0 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 19:38:19 [hyperram_cover] engine_0: ##   0:00:00  Solver: yices
SBY 19:38:20 [hyperram_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 19:38:20 [hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 1..
SBY 19:38:21 [hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 2..
SBY 19:38:21 [hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 3..
SBY 19:38:21 [hyperram_cover] engine_0: ##   0:00:02  Reached cover statement at _load_trmax_ in step 3.
SBY 19:38:22 [hyperram_cover] engine_0: ##   0:00:02  Writing trace to VCD file: engine_0/trace0.vcd
SBY 19:38:22 [hyperram_cover] engine_0: ##   0:00:02  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 19:38:22 [hyperram_cover] engine_0: ##   0:00:02  Writing trace to constraints file: engine_0/trace0.smtc
SBY 19:38:22 [hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 3..
SBY 19:38:22 [hyperram_cover] engine_0: ##   0:00:03  Checking cover reachability in step 4..
SBY 19:38:23 [hyperram_cover] engine_0: ##   0:00:03  Checking cover reachability in step 5..
SBY 19:38:23 [hyperram_cover] engine_0: ##   0:00:04  Checking cover reachability in step 6..
SBY 19:38:24 [hyperram_cover] engine_0: ##   0:00:04  Checking cover reachability in step 7..
SBY 19:38:24 [hyperram_cover] engine_0: ##   0:00:05  Checking cover reachability in step 8..
SBY 19:38:25 [hyperram_cover] engine_0: ##   0:00:05  Checking cover reachability in step 9..
SBY 19:38:25 [hyperram_cover] engine_0: ##   0:00:06  Checking cover reachability in step 10..
SBY 19:38:26 [hyperram_cover] engine_0: ##   0:00:06  Checking cover reachability in step 11..
SBY 19:38:27 [hyperram_cover] engine_0: ##   0:00:07  Checking cover reachability in step 12..
SBY 19:38:27 [hyperram_cover] engine_0: ##   0:00:07  Reached cover statement at _load_tpre_ in step 12.
SBY 19:38:27 [hyperram_cover] engine_0: ##   0:00:08  Writing trace to VCD file: engine_0/trace1.vcd
SBY 19:38:27 [hyperram_cover] engine_0: ##   0:00:08  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 19:38:28 [hyperram_cover] engine_0: ##   0:00:08  Writing trace to constraints file: engine_0/trace1.smtc
SBY 19:38:28 [hyperram_cover] engine_0: ##   0:00:08  Checking cover reachability in step 12..
SBY 19:38:28 [hyperram_cover] engine_0: ##   0:00:08  Reached cover statement at _load_tcsh_ in step 12.
SBY 19:38:28 [hyperram_cover] engine_0: ##   0:00:09  Writing trace to VCD file: engine_0/trace2.vcd
SBY 19:38:29 [hyperram_cover] engine_0: ##   0:00:09  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 19:38:29 [hyperram_cover] engine_0: ##   0:00:09  Writing trace to constraints file: engine_0/trace2.smtc
SBY 19:38:29 [hyperram_cover] engine_0: ##   0:00:09  Checking cover reachability in step 12..
SBY 19:38:29 [hyperram_cover] engine_0: ##   0:00:10  Reached cover statement at _load_tacc_ in step 12.
SBY 19:38:29 [hyperram_cover] engine_0: ##   0:00:10  Writing trace to VCD file: engine_0/trace3.vcd
SBY 19:38:30 [hyperram_cover] engine_0: ##   0:00:10  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 19:38:30 [hyperram_cover] engine_0: ##   0:00:10  Writing trace to constraints file: engine_0/trace3.smtc
SBY 19:38:30 [hyperram_cover] engine_0: ##   0:00:10  Checking cover reachability in step 12..
SBY 19:38:30 [hyperram_cover] engine_0: ##   0:00:11  Reached cover statement at _load_post_ in step 12.
SBY 19:38:31 [hyperram_cover] engine_0: ##   0:00:11  Writing trace to VCD file: engine_0/trace4.vcd
SBY 19:38:31 [hyperram_cover] engine_0: ##   0:00:11  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 19:38:31 [hyperram_cover] engine_0: ##   0:00:11  Writing trace to constraints file: engine_0/trace4.smtc
SBY 19:38:31 [hyperram_cover] engine_0: ##   0:00:11  Checking cover reachability in step 12..
SBY 19:38:32 [hyperram_cover] engine_0: ##   0:00:12  Checking cover reachability in step 13..
SBY 19:38:32 [hyperram_cover] engine_0: ##   0:00:13  Checking cover reachability in step 14..
SBY 19:38:33 [hyperram_cover] engine_0: ##   0:00:13  Checking cover reachability in step 15..
SBY 19:38:34 [hyperram_cover] engine_0: ##   0:00:14  Checking cover reachability in step 16..
SBY 19:38:34 [hyperram_cover] engine_0: ##   0:00:15  Checking cover reachability in step 17..
SBY 19:38:35 [hyperram_cover] engine_0: ##   0:00:16  Checking cover reachability in step 18..
SBY 19:38:36 [hyperram_cover] engine_0: ##   0:00:16  Checking cover reachability in step 19..
SBY 19:38:37 [hyperram_cover] engine_0: ##   0:00:17  Checking cover reachability in step 20..
SBY 19:38:37 [hyperram_cover] engine_0: ##   0:00:18  Checking cover reachability in step 21..
SBY 19:38:38 [hyperram_cover] engine_0: ##   0:00:19  Checking cover reachability in step 22..
SBY 19:38:39 [hyperram_cover] engine_0: ##   0:00:19  Checking cover reachability in step 23..
SBY 19:38:40 [hyperram_cover] engine_0: ##   0:00:20  Checking cover reachability in step 24..
SBY 19:38:41 [hyperram_cover] engine_0: ##   0:00:21  Checking cover reachability in step 25..
SBY 19:38:42 [hyperram_cover] engine_0: ##   0:00:22  Checking cover reachability in step 26..
SBY 19:38:43 [hyperram_cover] engine_0: ##   0:00:23  Checking cover reachability in step 27..
SBY 19:38:44 [hyperram_cover] engine_0: ##   0:00:24  Checking cover reachability in step 28..
SBY 19:38:45 [hyperram_cover] engine_0: ##   0:00:25  Checking cover reachability in step 29..
SBY 19:38:46 [hyperram_cover] engine_0: ##   0:00:26  Checking cover reachability in step 30..
SBY 19:38:47 [hyperram_cover] engine_0: ##   0:00:27  Checking cover reachability in step 31..
SBY 19:38:48 [hyperram_cover] engine_0: ##   0:00:28  Checking cover reachability in step 32..
SBY 19:38:49 [hyperram_cover] engine_0: ##   0:00:29  Reached cover statement at _tx_hreg_tpre0_tpost0_ in step 32.
SBY 19:38:49 [hyperram_cover] engine_0: ##   0:00:29  Reached cover statement at _tx_hreg_ in step 32.
SBY 19:38:49 [hyperram_cover] engine_0: ##   0:00:30  Writing trace to VCD file: engine_0/trace5.vcd
SBY 19:38:50 [hyperram_cover] engine_0: ##   0:00:30  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 19:38:50 [hyperram_cover] engine_0: ##   0:00:30  Writing trace to constraints file: engine_0/trace5.smtc
SBY 19:38:50 [hyperram_cover] engine_0: ##   0:00:30  Checking cover reachability in step 32..
SBY 19:38:51 [hyperram_cover] engine_0: ##   0:00:32  Checking cover reachability in step 33..
SBY 19:38:52 [hyperram_cover] engine_0: ##   0:00:33  Checking cover reachability in step 34..
SBY 19:38:53 [hyperram_cover] engine_0: ##   0:00:34  Checking cover reachability in step 35..
SBY 19:38:54 [hyperram_cover] engine_0: ##   0:00:35  Checking cover reachability in step 36..
SBY 19:38:56 [hyperram_cover] engine_0: ##   0:00:36  Checking cover reachability in step 37..
SBY 19:38:57 [hyperram_cover] engine_0: ##   0:00:37  Checking cover reachability in step 38..
SBY 19:38:58 [hyperram_cover] engine_0: ##   0:00:39  Checking cover reachability in step 39..
SBY 19:38:59 [hyperram_cover] engine_0: ##   0:00:40  Checking cover reachability in step 40..
SBY 19:39:01 [hyperram_cover] engine_0: ##   0:00:41  Reached cover statement at _tx_hmem_ in step 40.
SBY 19:39:02 [hyperram_cover] engine_0: ##   0:00:42  Writing trace to VCD file: engine_0/trace6.vcd
SBY 19:39:02 [hyperram_cover] engine_0: ##   0:00:43  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 19:39:03 [hyperram_cover] engine_0: ##   0:00:43  Writing trace to constraints file: engine_0/trace6.smtc
SBY 19:39:03 [hyperram_cover] engine_0: ##   0:00:43  Checking cover reachability in step 40..
SBY 19:39:04 [hyperram_cover] engine_0: ##   0:00:45  Checking cover reachability in step 41..
SBY 19:39:05 [hyperram_cover] engine_0: ##   0:00:46  Checking cover reachability in step 42..
SBY 19:39:07 [hyperram_cover] engine_0: ##   0:00:47  Reached cover statement at _rx_hmem_ in step 42.
SBY 19:39:08 [hyperram_cover] engine_0: ##   0:00:48  Writing trace to VCD file: engine_0/trace7.vcd
SBY 19:39:08 [hyperram_cover] engine_0: ##   0:00:49  Writing trace to Verilog testbench: engine_0/trace7_tb.v
SBY 19:39:09 [hyperram_cover] engine_0: ##   0:00:49  Writing trace to constraints file: engine_0/trace7.smtc
SBY 19:39:09 [hyperram_cover] engine_0: ##   0:00:49  Checking cover reachability in step 42..
SBY 19:39:10 [hyperram_cover] engine_0: ##   0:00:51  Checking cover reachability in step 43..
SBY 19:39:11 [hyperram_cover] engine_0: ##   0:00:52  Checking cover reachability in step 44..
SBY 19:39:13 [hyperram_cover] engine_0: ##   0:00:53  Checking cover reachability in step 45..
SBY 19:39:14 [hyperram_cover] engine_0: ##   0:00:55  Checking cover reachability in step 46..
SBY 19:39:16 [hyperram_cover] engine_0: ##   0:00:56  Reached cover statement at _rx_hreg_fixedlatency_ in step 46.
SBY 19:39:17 [hyperram_cover] engine_0: ##   0:00:57  Writing trace to VCD file: engine_0/trace8.vcd
SBY 19:39:18 [hyperram_cover] engine_0: ##   0:00:58  Writing trace to Verilog testbench: engine_0/trace8_tb.v
SBY 19:39:18 [hyperram_cover] engine_0: ##   0:00:58  Writing trace to constraints file: engine_0/trace8.smtc
SBY 19:39:18 [hyperram_cover] engine_0: ##   0:00:58  Checking cover reachability in step 46..
SBY 19:39:20 [hyperram_cover] engine_0: ##   0:01:00  Reached cover statement at _rx_hreg_tacc4_ in step 46.
SBY 19:39:21 [hyperram_cover] engine_0: ##   0:01:01  Writing trace to VCD file: engine_0/trace9.vcd
SBY 19:39:21 [hyperram_cover] engine_0: ##   0:01:02  Writing trace to Verilog testbench: engine_0/trace9_tb.v
SBY 19:39:22 [hyperram_cover] engine_0: ##   0:01:02  Writing trace to constraints file: engine_0/trace9.smtc
SBY 19:39:22 [hyperram_cover] engine_0: ##   0:01:02  Checking cover reachability in step 46..
SBY 19:39:24 [hyperram_cover] engine_0: ##   0:01:04  Checking cover reachability in step 47..
SBY 19:39:25 [hyperram_cover] engine_0: ##   0:01:05  Checking cover reachability in step 48..
SBY 19:39:26 [hyperram_cover] engine_0: ##   0:01:07  Reached cover statement at _tx_hreg_tpre3_tpost5 in step 48.
SBY 19:39:28 [hyperram_cover] engine_0: ##   0:01:08  Writing trace to VCD file: engine_0/trace10.vcd
SBY 19:39:28 [hyperram_cover] engine_0: ##   0:01:09  Writing trace to Verilog testbench: engine_0/trace10_tb.v
SBY 19:39:29 [hyperram_cover] engine_0: ##   0:01:09  Writing trace to constraints file: engine_0/trace10.smtc
SBY 19:39:29 [hyperram_cover] engine_0: ##   0:01:09  Checking cover reachability in step 48..
SBY 19:39:30 [hyperram_cover] engine_0: ##   0:01:11  Reached cover statement at _tx_hreg_tcsh_ in step 48.
SBY 19:39:32 [hyperram_cover] engine_0: ##   0:01:12  Writing trace to VCD file: engine_0/trace11.vcd
SBY 19:39:32 [hyperram_cover] engine_0: ##   0:01:13  Writing trace to Verilog testbench: engine_0/trace11_tb.v
SBY 19:39:33 [hyperram_cover] engine_0: ##   0:01:13  Writing trace to constraints file: engine_0/trace11.smtc
SBY 19:39:33 [hyperram_cover] engine_0: ##   0:01:13  Checking cover reachability in step 48..
SBY 19:39:34 [hyperram_cover] engine_0: ##   0:01:15  Checking cover reachability in step 49..
SBY 19:39:36 [hyperram_cover] engine_0: ##   0:01:16  Checking cover reachability in step 50..
SBY 19:39:37 [hyperram_cover] engine_0: ##   0:01:18  Reached cover statement at _rx_hmem_tacc4_ in step 50.
SBY 19:39:39 [hyperram_cover] engine_0: ##   0:01:19  Writing trace to VCD file: engine_0/trace12.vcd
SBY 19:39:39 [hyperram_cover] engine_0: ##   0:01:20  Writing trace to Verilog testbench: engine_0/trace12_tb.v
SBY 19:39:40 [hyperram_cover] engine_0: ##   0:01:20  Writing trace to constraints file: engine_0/trace12.smtc
SBY 19:39:40 [hyperram_cover] engine_0: ##   0:01:20  Checking cover reachability in step 50..
SBY 19:39:42 [hyperram_cover] engine_0: ##   0:01:22  Checking cover reachability in step 51..
SBY 19:39:43 [hyperram_cover] engine_0: ##   0:01:23  Checking cover reachability in step 52..
SBY 19:39:45 [hyperram_cover] engine_0: ##   0:01:25  Checking cover reachability in step 53..
SBY 19:39:47 [hyperram_cover] engine_0: ##   0:01:27  Checking cover reachability in step 54..
SBY 19:39:49 [hyperram_cover] engine_0: ##   0:01:29  Checking cover reachability in step 55..
SBY 19:39:50 [hyperram_cover] engine_0: ##   0:01:31  Checking cover reachability in step 56..
SBY 19:39:52 [hyperram_cover] engine_0: ##   0:01:33  Reached cover statement at _rx_hmem_trmax4_ in step 56.
SBY 19:39:53 [hyperram_cover] engine_0: ##   0:01:34  Writing trace to VCD file: engine_0/trace13.vcd
SBY 19:39:54 [hyperram_cover] engine_0: ##   0:01:35  Writing trace to Verilog testbench: engine_0/trace13_tb.v
SBY 19:39:55 [hyperram_cover] engine_0: ##   0:01:35  Writing trace to constraints file: engine_0/trace13.smtc
SBY 19:39:55 [hyperram_cover] engine_0: ##   0:01:35  Checking cover reachability in step 56..
SBY 19:39:57 [hyperram_cover] engine_0: ##   0:01:38  Checking cover reachability in step 57..
SBY 19:39:59 [hyperram_cover] engine_0: ##   0:01:39  Checking cover reachability in step 58..
SBY 19:40:01 [hyperram_cover] engine_0: ##   0:01:41  Reached cover statement at _tx_hmem_tacc4_tpre2_tpost3_ in step 58.
SBY 19:40:02 [hyperram_cover] engine_0: ##   0:01:43  Writing trace to VCD file: engine_0/trace14.vcd
SBY 19:40:03 [hyperram_cover] engine_0: ##   0:01:44  Writing trace to Verilog testbench: engine_0/trace14_tb.v
SBY 19:40:04 [hyperram_cover] engine_0: ##   0:01:44  Writing trace to constraints file: engine_0/trace14.smtc
SBY 19:40:04 [hyperram_cover] engine_0: ##   0:01:44  Checking cover reachability in step 58..
SBY 19:40:07 [hyperram_cover] engine_0: ##   0:01:47  Checking cover reachability in step 59..
SBY 19:40:08 [hyperram_cover] engine_0: ##   0:01:48  Checking cover reachability in step 60..
SBY 19:40:10 [hyperram_cover] engine_0: ##   0:01:50  Reached cover statement at _rx_hreg_tacc4_tpre2_tpost5_ in step 60.
SBY 19:40:11 [hyperram_cover] engine_0: ##   0:01:52  Writing trace to VCD file: engine_0/trace15.vcd
SBY 19:40:12 [hyperram_cover] engine_0: ##   0:01:53  Writing trace to Verilog testbench: engine_0/trace15_tb.v
SBY 19:40:13 [hyperram_cover] engine_0: ##   0:01:53  Writing trace to constraints file: engine_0/trace15.smtc
SBY 19:40:13 [hyperram_cover] engine_0: ##   0:01:53  Checking cover reachability in step 60..
SBY 19:40:16 [hyperram_cover] engine_0: ##   0:01:56  Checking cover reachability in step 61..
SBY 19:40:17 [hyperram_cover] engine_0: ##   0:01:58  Checking cover reachability in step 62..
SBY 19:40:20 [hyperram_cover] engine_0: ##   0:02:00  Reached cover statement at _rx_hreg_tacc4x2_ in step 62.
SBY 19:40:21 [hyperram_cover] engine_0: ##   0:02:01  Writing trace to VCD file: engine_0/trace16.vcd
SBY 19:40:22 [hyperram_cover] engine_0: ##   0:02:02  Writing trace to Verilog testbench: engine_0/trace16_tb.v
SBY 19:40:22 [hyperram_cover] engine_0: ##   0:02:03  Writing trace to constraints file: engine_0/trace16.smtc
SBY 19:40:22 [hyperram_cover] engine_0: ##   0:02:03  Checking cover reachability in step 62..
SBY 19:40:24 [hyperram_cover] engine_0: ##   0:02:05  Reached cover statement at _rx_hreg_fixeddoublelatency_ in step 62.
SBY 19:40:26 [hyperram_cover] engine_0: ##   0:02:06  Writing trace to VCD file: engine_0/trace17.vcd
SBY 19:40:27 [hyperram_cover] engine_0: ##   0:02:07  Writing trace to Verilog testbench: engine_0/trace17_tb.v
SBY 19:40:27 [hyperram_cover] engine_0: ##   0:02:07  Writing trace to constraints file: engine_0/trace17.smtc
SBY 19:40:27 [hyperram_cover] engine_0: ##   0:02:08  Checking cover reachability in step 62..
SBY 19:40:30 [hyperram_cover] engine_0: ##   0:02:10  Reached cover statement at _tx_hmem_fixedlatency_ in step 62.
SBY 19:40:31 [hyperram_cover] engine_0: ##   0:02:11  Writing trace to VCD file: engine_0/trace18.vcd
SBY 19:40:32 [hyperram_cover] engine_0: ##   0:02:12  Writing trace to Verilog testbench: engine_0/trace18_tb.v
SBY 19:40:32 [hyperram_cover] engine_0: ##   0:02:13  Writing trace to constraints file: engine_0/trace18.smtc
SBY 19:40:32 [hyperram_cover] engine_0: ##   0:02:13  Checking cover reachability in step 62..
SBY 19:40:35 [hyperram_cover] engine_0: ##   0:02:16  Checking cover reachability in step 63..
SBY 19:40:37 [hyperram_cover] engine_0: ##   0:02:17  Checking cover reachability in step 64..
SBY 19:40:40 [hyperram_cover] engine_0: ##   0:02:20  Checking cover reachability in step 65..
SBY 19:40:42 [hyperram_cover] engine_0: ##   0:02:22  Checking cover reachability in step 66..
SBY 19:40:45 [hyperram_cover] engine_0: ##   0:02:26  Checking cover reachability in step 67..
SBY 19:40:47 [hyperram_cover] engine_0: ##   0:02:27  Checking cover reachability in step 68..
SBY 19:40:49 [hyperram_cover] engine_0: ##   0:02:30  Reached cover statement at _rx_hmem_fixedlatency_ in step 68.
SBY 19:40:51 [hyperram_cover] engine_0: ##   0:02:31  Writing trace to VCD file: engine_0/trace19.vcd
SBY 19:40:52 [hyperram_cover] engine_0: ##   0:02:32  Writing trace to Verilog testbench: engine_0/trace19_tb.v
SBY 19:40:52 [hyperram_cover] engine_0: ##   0:02:33  Writing trace to constraints file: engine_0/trace19.smtc
SBY 19:40:52 [hyperram_cover] engine_0: ##   0:02:33  Checking cover reachability in step 68..
SBY 19:40:56 [hyperram_cover] engine_0: ##   0:02:36  Checking cover reachability in step 69..
SBY 19:40:58 [hyperram_cover] engine_0: ##   0:02:38  Checking cover reachability in step 70..
SBY 19:41:02 [hyperram_cover] engine_0: ##   0:02:42  Checking cover reachability in step 71..
SBY 19:41:04 [hyperram_cover] engine_0: ##   0:02:44  Checking cover reachability in step 72..
SBY 19:41:09 [hyperram_cover] engine_0: ##   0:02:49  Checking cover reachability in step 73..
SBY 19:41:11 [hyperram_cover] engine_0: ##   0:02:51  Checking cover reachability in step 74..
SBY 19:41:16 [hyperram_cover] engine_0: ##   0:02:56  Checking cover reachability in step 75..
SBY 19:41:18 [hyperram_cover] engine_0: ##   0:02:58  Checking cover reachability in step 76..
SBY 19:41:22 [hyperram_cover] engine_0: ##   0:03:02  Reached cover statement at _rx_hmem_fixeddoublelatency_ in step 76.
SBY 19:41:23 [hyperram_cover] engine_0: ##   0:03:04  Writing trace to VCD file: engine_0/trace20.vcd
SBY 19:41:25 [hyperram_cover] engine_0: ##   0:03:05  Writing trace to Verilog testbench: engine_0/trace20_tb.v
SBY 19:41:25 [hyperram_cover] engine_0: ##   0:03:05  Writing trace to constraints file: engine_0/trace20.smtc
SBY 19:41:25 [hyperram_cover] engine_0: ##   0:03:05  Checking cover reachability in step 76..
SBY 19:41:31 [hyperram_cover] engine_0: ##   0:03:11  Checking cover reachability in step 77..
SBY 19:41:33 [hyperram_cover] engine_0: ##   0:03:13  Checking cover reachability in step 78..
SBY 19:41:39 [hyperram_cover] engine_0: ##   0:03:19  Checking cover reachability in step 79..
SBY 19:41:41 [hyperram_cover] engine_0: ##   0:03:21  Checking cover reachability in step 80..
SBY 19:41:46 [hyperram_cover] engine_0: ##   0:03:27  Checking cover reachability in step 81..
SBY 19:41:48 [hyperram_cover] engine_0: ##   0:03:29  Checking cover reachability in step 82..
SBY 19:41:54 [hyperram_cover] engine_0: ##   0:03:34  Checking cover reachability in step 83..
SBY 19:41:56 [hyperram_cover] engine_0: ##   0:03:36  Checking cover reachability in step 84..
SBY 19:42:00 [hyperram_cover] engine_0: ##   0:03:40  Reached cover statement at _rx_hmem_tacc5x2_tpre2_tpost3_ in step 84.
SBY 19:42:02 [hyperram_cover] engine_0: ##   0:03:42  Writing trace to VCD file: engine_0/trace21.vcd
SBY 19:42:03 [hyperram_cover] engine_0: ##   0:03:44  Writing trace to Verilog testbench: engine_0/trace21_tb.v
SBY 19:42:04 [hyperram_cover] engine_0: ##   0:03:44  Writing trace to constraints file: engine_0/trace21.smtc
SBY 19:42:04 [hyperram_cover] engine_0: ##   0:03:44  Checking cover reachability in step 84..
SBY 19:42:09 [hyperram_cover] engine_0: ##   0:03:50  Checking cover reachability in step 85..
SBY 19:42:11 [hyperram_cover] engine_0: ##   0:03:52  Checking cover reachability in step 86..
SBY 19:42:17 [hyperram_cover] engine_0: ##   0:03:58  Checking cover reachability in step 87..
SBY 19:42:20 [hyperram_cover] engine_0: ##   0:04:00  Checking cover reachability in step 88..
SBY 19:42:25 [hyperram_cover] engine_0: ##   0:04:05  Checking cover reachability in step 89..
SBY 19:42:27 [hyperram_cover] engine_0: ##   0:04:08  Checking cover reachability in step 90..
SBY 19:42:33 [hyperram_cover] engine_0: ##   0:04:14  Checking cover reachability in step 91..
SBY 19:42:36 [hyperram_cover] engine_0: ##   0:04:16  Checking cover reachability in step 92..
SBY 19:42:40 [hyperram_cover] engine_0: ##   0:04:20  Reached cover statement at _tx_hreg_tpre15_tpost15 in step 92.
SBY 19:42:42 [hyperram_cover] engine_0: ##   0:04:23  Writing trace to VCD file: engine_0/trace22.vcd
SBY 19:42:44 [hyperram_cover] engine_0: ##   0:04:24  Writing trace to Verilog testbench: engine_0/trace22_tb.v
SBY 19:42:44 [hyperram_cover] engine_0: ##   0:04:25  Writing trace to constraints file: engine_0/trace22.smtc
SBY 19:42:45 [hyperram_cover] engine_0: ##   0:04:25  Checking cover reachability in step 92..
SBY 19:42:51 [hyperram_cover] engine_0: ##   0:04:31  Checking cover reachability in step 93..
SBY 19:42:53 [hyperram_cover] engine_0: ##   0:04:33  Checking cover reachability in step 94..
SBY 19:43:00 [hyperram_cover] engine_0: ##   0:04:40  Checking cover reachability in step 95..
SBY 19:43:02 [hyperram_cover] engine_0: ##   0:04:43  Checking cover reachability in step 96..
SBY 19:43:09 [hyperram_cover] engine_0: ##   0:04:50  Checking cover reachability in step 97..
SBY 19:43:12 [hyperram_cover] engine_0: ##   0:04:52  Checking cover reachability in step 98..
SBY 19:43:19 [hyperram_cover] engine_0: ##   0:04:59  Checking cover reachability in step 99..
SBY 19:43:21 [hyperram_cover] engine_0: ##   0:05:01  Checking cover reachability in step 100..
SBY 19:43:27 [hyperram_cover] engine_0: ##   0:05:07  Checking cover reachability in step 101..
SBY 19:43:29 [hyperram_cover] engine_0: ##   0:05:10  Checking cover reachability in step 102..
SBY 19:43:36 [hyperram_cover] engine_0: ##   0:05:16  Checking cover reachability in step 103..
SBY 19:43:38 [hyperram_cover] engine_0: ##   0:05:19  Checking cover reachability in step 104..
SBY 19:43:45 [hyperram_cover] engine_0: ##   0:05:26  Checking cover reachability in step 105..
SBY 19:43:48 [hyperram_cover] engine_0: ##   0:05:28  Checking cover reachability in step 106..
SBY 19:43:54 [hyperram_cover] engine_0: ##   0:05:35  Checking cover reachability in step 107..
SBY 19:43:57 [hyperram_cover] engine_0: ##   0:05:37  Checking cover reachability in step 108..
SBY 19:44:04 [hyperram_cover] engine_0: ##   0:05:44  Checking cover reachability in step 109..
SBY 19:44:06 [hyperram_cover] engine_0: ##   0:05:46  Checking cover reachability in step 110..
SBY 19:44:14 [hyperram_cover] engine_0: ##   0:05:54  Checking cover reachability in step 111..
SBY 19:44:16 [hyperram_cover] engine_0: ##   0:05:57  Checking cover reachability in step 112..
SBY 19:44:24 [hyperram_cover] engine_0: ##   0:06:04  Checking cover reachability in step 113..
SBY 19:44:27 [hyperram_cover] engine_0: ##   0:06:07  Checking cover reachability in step 114..
SBY 19:44:35 [hyperram_cover] engine_0: ##   0:06:15  Checking cover reachability in step 115..
SBY 19:44:38 [hyperram_cover] engine_0: ##   0:06:18  Checking cover reachability in step 116..
SBY 19:44:48 [hyperram_cover] engine_0: ##   0:06:28  Checking cover reachability in step 117..
SBY 19:44:50 [hyperram_cover] engine_0: ##   0:06:31  Checking cover reachability in step 118..
SBY 19:44:58 [hyperram_cover] engine_0: ##   0:06:39  Checking cover reachability in step 119..
SBY 19:45:01 [hyperram_cover] engine_0: ##   0:06:41  Checking cover reachability in step 120..
SBY 19:45:11 [hyperram_cover] engine_0: ##   0:06:51  Reached cover statement at _rx_hmem_trmax20_ in step 120.
SBY 19:45:13 [hyperram_cover] engine_0: ##   0:06:54  Writing trace to VCD file: engine_0/trace23.vcd
SBY 19:45:16 [hyperram_cover] engine_0: ##   0:06:56  Writing trace to Verilog testbench: engine_0/trace23_tb.v
SBY 19:45:16 [hyperram_cover] engine_0: ##   0:06:56  Writing trace to constraints file: engine_0/trace23.smtc
SBY 19:45:16 [hyperram_cover] engine_0: ##   0:06:57  Checking cover reachability in step 120..
SBY 19:45:26 [hyperram_cover] engine_0: ##   0:07:06  Checking cover reachability in step 121..
SBY 19:45:28 [hyperram_cover] engine_0: ##   0:07:09  Checking cover reachability in step 122..
SBY 19:45:38 [hyperram_cover] engine_0: ##   0:07:18  Checking cover reachability in step 123..
SBY 19:45:41 [hyperram_cover] engine_0: ##   0:07:21  Checking cover reachability in step 124..
SBY 19:45:50 [hyperram_cover] engine_0: ##   0:07:30  Reached cover statement at _tx_hmem_tacc4x2_tpre15_tpost15_ in step 124.
SBY 19:45:52 [hyperram_cover] engine_0: ##   0:07:33  Writing trace to VCD file: engine_0/trace24.vcd
SBY 19:45:55 [hyperram_cover] engine_0: ##   0:07:35  Writing trace to Verilog testbench: engine_0/trace24_tb.v
SBY 19:45:55 [hyperram_cover] engine_0: ##   0:07:35  Writing trace to constraints file: engine_0/trace24.smtc
SBY 19:45:55 [hyperram_cover] engine_0: ##   0:07:36  Checking cover reachability in step 124..
SBY 19:46:05 [hyperram_cover] engine_0: ##   0:07:45  Checking cover reachability in step 125..
SBY 19:46:07 [hyperram_cover] engine_0: ##   0:07:48  Checking cover reachability in step 126..
SBY 19:46:17 [hyperram_cover] engine_0: ##   0:07:57  Checking cover reachability in step 127..
SBY 19:46:20 [hyperram_cover] engine_0: ##   0:08:00  Checking cover reachability in step 128..
SBY 19:46:29 [hyperram_cover] engine_0: ##   0:08:10  Checking cover reachability in step 129..
SBY 19:46:32 [hyperram_cover] engine_0: ##   0:08:13  Checking cover reachability in step 130..
SBY 19:46:43 [hyperram_cover] engine_0: ##   0:08:24  Checking cover reachability in step 131..
SBY 19:46:46 [hyperram_cover] engine_0: ##   0:08:27  Checking cover reachability in step 132..
SBY 19:46:57 [hyperram_cover] engine_0: ##   0:08:37  Checking cover reachability in step 133..
SBY 19:47:00 [hyperram_cover] engine_0: ##   0:08:40  Checking cover reachability in step 134..
SBY 19:47:10 [hyperram_cover] engine_0: ##   0:08:50  Checking cover reachability in step 135..
SBY 19:47:13 [hyperram_cover] engine_0: ##   0:08:53  Checking cover reachability in step 136..
SBY 19:47:24 [hyperram_cover] engine_0: ##   0:09:04  Checking cover reachability in step 137..
SBY 19:47:27 [hyperram_cover] engine_0: ##   0:09:07  Checking cover reachability in step 138..
SBY 19:47:39 [hyperram_cover] engine_0: ##   0:09:19  Checking cover reachability in step 139..
SBY 19:47:42 [hyperram_cover] engine_0: ##   0:09:22  Checking cover reachability in step 140..
SBY 19:47:53 [hyperram_cover] engine_0: ##   0:09:33  Checking cover reachability in step 141..
SBY 19:47:56 [hyperram_cover] engine_0: ##   0:09:36  Checking cover reachability in step 142..
SBY 19:48:07 [hyperram_cover] engine_0: ##   0:09:47  Checking cover reachability in step 143..
SBY 19:48:10 [hyperram_cover] engine_0: ##   0:09:50  Checking cover reachability in step 144..
SBY 19:48:23 [hyperram_cover] engine_0: ##   0:10:03  Checking cover reachability in step 145..
SBY 19:48:26 [hyperram_cover] engine_0: ##   0:10:06  Checking cover reachability in step 146..
SBY 19:48:38 [hyperram_cover] engine_0: ##   0:10:18  Checking cover reachability in step 147..
SBY 19:48:41 [hyperram_cover] engine_0: ##   0:10:21  Checking cover reachability in step 148..
SBY 19:48:53 [hyperram_cover] engine_0: ##   0:10:34  Checking cover reachability in step 149..
SBY 19:48:57 [hyperram_cover] engine_0: ##   0:10:37  Checking cover reachability in step 150..
SBY 19:49:10 [hyperram_cover] engine_0: ##   0:10:50  Checking cover reachability in step 151..
SBY 19:49:13 [hyperram_cover] engine_0: ##   0:10:54  Checking cover reachability in step 152..
SBY 19:49:27 [hyperram_cover] engine_0: ##   0:11:07  Checking cover reachability in step 153..
SBY 19:49:30 [hyperram_cover] engine_0: ##   0:11:10  Checking cover reachability in step 154..
SBY 19:49:43 [hyperram_cover] engine_0: ##   0:11:23  Checking cover reachability in step 155..
SBY 19:49:46 [hyperram_cover] engine_0: ##   0:11:27  Checking cover reachability in step 156..
SBY 19:50:01 [hyperram_cover] engine_0: ##   0:11:41  Checking cover reachability in step 157..
SBY 19:50:05 [hyperram_cover] engine_0: ##   0:11:45  Checking cover reachability in step 158..
SBY 19:50:22 [hyperram_cover] engine_0: ##   0:12:02  Checking cover reachability in step 159..
SBY 19:50:26 [hyperram_cover] engine_0: ##   0:12:06  Checking cover reachability in step 160..
SBY 19:50:44 [hyperram_cover] engine_0: ##   0:12:24  Checking cover reachability in step 161..
SBY 19:50:48 [hyperram_cover] engine_0: ##   0:12:28  Checking cover reachability in step 162..
SBY 19:51:09 [hyperram_cover] engine_0: ##   0:12:49  Checking cover reachability in step 163..
SBY 19:51:13 [hyperram_cover] engine_0: ##   0:12:53  Checking cover reachability in step 164..
SBY 19:51:28 [hyperram_cover] engine_0: ##   0:13:09  Checking cover reachability in step 165..
SBY 19:51:32 [hyperram_cover] engine_0: ##   0:13:13  Checking cover reachability in step 166..
SBY 19:51:46 [hyperram_cover] engine_0: ##   0:13:26  Reached cover statement at _tx_hmem_fixeddoublelatency_ in step 166.
SBY 19:51:49 [hyperram_cover] engine_0: ##   0:13:30  Writing trace to VCD file: engine_0/trace25.vcd
SBY 19:51:52 [hyperram_cover] engine_0: ##   0:13:33  Writing trace to Verilog testbench: engine_0/trace25_tb.v
SBY 19:51:53 [hyperram_cover] engine_0: ##   0:13:33  Writing trace to constraints file: engine_0/trace25.smtc
SBY 19:51:53 [hyperram_cover] engine_0: ##   0:13:33  Checking cover reachability in step 166..
SBY 19:52:02 [hyperram_cover] engine_0: ##   0:13:42  Checking cover reachability in step 167..
SBY 19:52:05 [hyperram_cover] engine_0: ##   0:13:46  Checking cover reachability in step 168..
SBY 19:52:15 [hyperram_cover] engine_0: ##   0:13:56  Checking cover reachability in step 169..
SBY 19:52:19 [hyperram_cover] engine_0: ##   0:13:59  Checking cover reachability in step 170..
SBY 19:52:30 [hyperram_cover] engine_0: ##   0:14:10  Checking cover reachability in step 171..
SBY 19:52:33 [hyperram_cover] engine_0: ##   0:14:14  Checking cover reachability in step 172..
SBY 19:52:45 [hyperram_cover] engine_0: ##   0:14:25  Checking cover reachability in step 173..
SBY 19:52:48 [hyperram_cover] engine_0: ##   0:14:29  Checking cover reachability in step 174..
SBY 19:52:58 [hyperram_cover] engine_0: ##   0:14:39  Checking cover reachability in step 175..
SBY 19:53:02 [hyperram_cover] engine_0: ##   0:14:43  Checking cover reachability in step 176..
SBY 19:53:15 [hyperram_cover] engine_0: ##   0:14:55  Checking cover reachability in step 177..
SBY 19:53:19 [hyperram_cover] engine_0: ##   0:14:59  Checking cover reachability in step 178..
SBY 19:53:31 [hyperram_cover] engine_0: ##   0:15:12  Checking cover reachability in step 179..
SBY 19:53:35 [hyperram_cover] engine_0: ##   0:15:16  Checking cover reachability in step 180..
SBY 19:53:46 [hyperram_cover] engine_0: ##   0:15:26  Reached cover statement at _rx_hreg_trmax_ in step 180.
SBY 19:53:50 [hyperram_cover] engine_0: ##   0:15:30  Writing trace to VCD file: engine_0/trace26.vcd
SBY 19:53:54 [hyperram_cover] engine_0: ##   0:15:34  Writing trace to Verilog testbench: engine_0/trace26_tb.v
SBY 19:53:54 [hyperram_cover] engine_0: ##   0:15:35  Writing trace to constraints file: engine_0/trace26.smtc
SBY 19:53:55 [hyperram_cover] engine_0: ##   0:15:35  Status: passed
SBY 19:53:55 [hyperram_cover] engine_0: finished (returncode=0)
SBY 19:53:55 [hyperram_cover] engine_0: Status returned by engine: pass
SBY 19:53:55 [hyperram_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:15:41 (941)
SBY 19:53:55 [hyperram_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:16:00 (960)
SBY 19:53:55 [hyperram_cover] summary: engine_0 (smtbmc) returned pass
SBY 19:53:55 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace0.vcd
SBY 19:53:55 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace1.vcd
SBY 19:53:55 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace2.vcd
SBY 19:53:55 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace3.vcd
SBY 19:53:55 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace4.vcd
SBY 19:53:55 [hyperram_cover] summary: and 22 further traces
SBY 19:53:55 [hyperram_cover] DONE (PASS, rc=0)
</system-out></testcase></testsuite></testsuites>
