

================================================================
== Vitis HLS Report for 'finalStage'
================================================================
* Date:           Wed Mar  5 03:43:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        baseline
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.625 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        1|   430000|  10.000 ns|  4.300 ms|    1|  430000|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- readResult  |     8999|   429999|   18 ~ 86|          -|          -|  500 ~ 5000|        no|
        +--------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    239|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   54|    9974|   7375|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    587|    -|
|Register         |        -|    -|     950|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   54|   10924|   8201|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      240|  160|  128000|  64000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   33|       8|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_128s_64s_128_5_1_U60   |mul_128s_64s_128_5_1   |        0|  26|   441|   256|    0|
    |mul_64s_44s_96_5_1_U58     |mul_64s_44s_96_5_1     |        0|  12|   441|   256|    0|
    |mul_64s_64s_128_5_1_U59    |mul_64s_64s_128_5_1    |        0|  16|   441|   256|    0|
    |sdiv_64ns_13s_64_68_1_U61  |sdiv_64ns_13s_64_68_1  |        0|   0|  8651|  6607|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|  54|  9974|  7375|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln188_fu_394_p2               |         +|   0|  0|   20|          13|           3|
    |r_n_fu_380_p2                     |         +|   0|  0|   19|          12|           1|
    |sub_ln181_1_fu_347_p2             |         -|   0|  0|  103|          96|          96|
    |sub_ln181_fu_333_p2               |         -|   0|  0|   71|          64|          64|
    |ap_block_state87_io               |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op230_write_state87  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op233_read_state87   |       and|   0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_152_p3           |       and|   0|  0|    2|           1|           0|
    |tmp_s_nbreadreq_fu_191_p3         |       and|   0|  0|    2|           1|           0|
    |icmp_ln186_fu_293_p2              |      icmp|   0|  0|   10|           2|           1|
    |ap_block_state1                   |        or|   0|  0|    2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|    2|           1|           1|
    |ap_block_state87                  |        or|   0|  0|    2|           1|           1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  239|         195|         171|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  449|         88|    1|         88|
    |ap_done                        |    9|          2|    1|          2|
    |ap_sig_allocacmp_r_n_1_load_1  |    9|          2|   12|         24|
    |grp_load_fu_221_p1             |   15|          3|   12|         36|
    |last3_blk_n                    |    9|          2|    1|          2|
    |output_r_TDATA_blk_n           |    9|          2|    1|          2|
    |r_a_1_fu_130                   |    9|          2|   64|        128|
    |r_b_1_fu_134                   |    9|          2|   64|        128|
    |r_n_1_fu_126                   |   15|          3|   12|         36|
    |r_sigmaA_1_fu_138              |    9|          2|   64|        128|
    |r_sigmaB_1_fu_142              |    9|          2|   64|        128|
    |resultStream_blk_n             |    9|          2|    1|          2|
    |sigmaSquaredDiv1_blk_n         |    9|          2|    1|          2|
    |x2_blk_n                       |    9|          2|    1|          2|
    |y2_blk_n                       |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  587|        118|  300|        710|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                      |   87|   0|   87|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |icmp_ln186_reg_582             |    1|   0|    1|          0|
    |mul_ln181_reg_599              |   96|   0|   96|          0|
    |mul_ln182_reg_623              |  128|   0|  128|          0|
    |n                              |   12|   0|   12|          0|
    |r_a_1_fu_130                   |   64|   0|   64|          0|
    |r_b_1_fu_134                   |   64|   0|   64|          0|
    |r_n_1_fu_126                   |   12|   0|   12|          0|
    |r_n_reg_633                    |   12|   0|   12|          0|
    |r_sigmaA_1_fu_138              |   64|   0|   64|          0|
    |r_sigmaB_1_fu_142              |   64|   0|   64|          0|
    |sext_ln182_reg_612             |  128|   0|  128|          0|
    |sigmaSquaredDiv1_read_reg_577  |   64|   0|   64|          0|
    |tmp_reg_527                    |    1|   0|    1|          0|
    |trunc_ln3_reg_628              |   64|   0|   64|          0|
    |trunc_ln_reg_607               |   64|   0|   64|          0|
    |x2_read_reg_572                |   12|   0|   12|          0|
    |y2_read_reg_567                |   12|   0|   12|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  950|   0|  950|          0|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|        finalStage|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|        finalStage|  return value|
|resultStream_dout                |   in|  332|     ap_fifo|      resultStream|       pointer|
|resultStream_num_data_valid      |   in|    5|     ap_fifo|      resultStream|       pointer|
|resultStream_fifo_cap            |   in|    5|     ap_fifo|      resultStream|       pointer|
|resultStream_empty_n             |   in|    1|     ap_fifo|      resultStream|       pointer|
|resultStream_read                |  out|    1|     ap_fifo|      resultStream|       pointer|
|x2_dout                          |   in|   12|     ap_fifo|                x2|       pointer|
|x2_num_data_valid                |   in|    5|     ap_fifo|                x2|       pointer|
|x2_fifo_cap                      |   in|    5|     ap_fifo|                x2|       pointer|
|x2_empty_n                       |   in|    1|     ap_fifo|                x2|       pointer|
|x2_read                          |  out|    1|     ap_fifo|                x2|       pointer|
|y2_dout                          |   in|   12|     ap_fifo|                y2|       pointer|
|y2_num_data_valid                |   in|    5|     ap_fifo|                y2|       pointer|
|y2_fifo_cap                      |   in|    5|     ap_fifo|                y2|       pointer|
|y2_empty_n                       |   in|    1|     ap_fifo|                y2|       pointer|
|y2_read                          |  out|    1|     ap_fifo|                y2|       pointer|
|sigmaSquaredDiv1_dout            |   in|   64|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|sigmaSquaredDiv1_num_data_valid  |   in|    5|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|sigmaSquaredDiv1_fifo_cap        |   in|    5|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|sigmaSquaredDiv1_empty_n         |   in|    1|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|sigmaSquaredDiv1_read            |  out|    1|     ap_fifo|  sigmaSquaredDiv1|       pointer|
|last3_dout                       |   in|    2|     ap_fifo|             last3|       pointer|
|last3_num_data_valid             |   in|    5|     ap_fifo|             last3|       pointer|
|last3_fifo_cap                   |   in|    5|     ap_fifo|             last3|       pointer|
|last3_empty_n                    |   in|    1|     ap_fifo|             last3|       pointer|
|last3_read                       |  out|    1|     ap_fifo|             last3|       pointer|
|output_r_TDATA                   |  out|  384|        axis|          output_r|       pointer|
|output_r_TVALID                  |  out|    1|        axis|          output_r|       pointer|
|output_r_TREADY                  |   in|    1|        axis|          output_r|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 87 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 87 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.59>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i332 %resultStream, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last3, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigmaSquaredDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %output_r, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_8" [baseline/fit.cpp:174]   --->   Operation 94 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (3.30ns)   --->   "%resultStream_read = read i332 @_ssdm_op_Read.ap_fifo.volatile.i332P0A, i332 %resultStream" [baseline/fit.cpp:172]   --->   Operation 95 'read' 'resultStream_read' <Predicate = true> <Delay = 3.30> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.30> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 332> <Depth = 10> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%r_sigmaB = partselect i64 @_ssdm_op_PartSelect.i64.i332.i32.i32, i332 %resultStream_read, i32 204, i32 267" [baseline/fit.cpp:172]   --->   Operation 96 'partselect' 'r_sigmaB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%r_a = partselect i64 @_ssdm_op_PartSelect.i64.i332.i32.i32, i332 %resultStream_read, i32 12, i32 75" [baseline/fit.cpp:172]   --->   Operation 97 'partselect' 'r_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%r_b = partselect i64 @_ssdm_op_PartSelect.i64.i332.i32.i32, i332 %resultStream_read, i32 76, i32 139" [baseline/fit.cpp:172]   --->   Operation 98 'partselect' 'r_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%r_sigmaA = partselect i64 @_ssdm_op_PartSelect.i64.i332.i32.i32, i332 %resultStream_read, i32 140, i32 203" [baseline/fit.cpp:172]   --->   Operation 99 'partselect' 'r_sigmaA' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i2P0A, i2 %last3, i32 1" [baseline/fit.cpp:175]   --->   Operation 100 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %tmp, void %while.end, void %while.body.lr.ph" [baseline/fit.cpp:175]   --->   Operation 101 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%r_n_1 = alloca i32 1"   --->   Operation 102 'alloca' 'r_n_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%r_a_1 = alloca i32 1"   --->   Operation 103 'alloca' 'r_a_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%r_b_1 = alloca i32 1"   --->   Operation 104 'alloca' 'r_b_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%r_sigmaA_1 = alloca i32 1"   --->   Operation 105 'alloca' 'r_sigmaA_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%r_sigmaB_1 = alloca i32 1"   --->   Operation 106 'alloca' 'r_sigmaB_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%n_load = load i12 %n" [baseline/fit.cpp:188]   --->   Operation 107 'load' 'n_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.29ns)   --->   "%store_ln175 = store i64 %r_sigmaB, i64 %r_sigmaB_1" [baseline/fit.cpp:175]   --->   Operation 108 'store' 'store_ln175' <Predicate = (tmp)> <Delay = 1.29>
ST_1 : Operation 109 [1/1] (1.29ns)   --->   "%store_ln175 = store i64 %r_sigmaA, i64 %r_sigmaA_1" [baseline/fit.cpp:175]   --->   Operation 109 'store' 'store_ln175' <Predicate = (tmp)> <Delay = 1.29>
ST_1 : Operation 110 [1/1] (1.29ns)   --->   "%store_ln175 = store i64 %r_b, i64 %r_b_1" [baseline/fit.cpp:175]   --->   Operation 110 'store' 'store_ln175' <Predicate = (tmp)> <Delay = 1.29>
ST_1 : Operation 111 [1/1] (1.29ns)   --->   "%store_ln175 = store i64 %r_a, i64 %r_a_1" [baseline/fit.cpp:175]   --->   Operation 111 'store' 'store_ln175' <Predicate = (tmp)> <Delay = 1.29>
ST_1 : Operation 112 [1/1] (1.43ns)   --->   "%store_ln175 = store i12 %n_load, i12 %r_n_1" [baseline/fit.cpp:175]   --->   Operation 112 'store' 'store_ln175' <Predicate = (tmp)> <Delay = 1.43>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln175 = br void %while.body" [baseline/fit.cpp:175]   --->   Operation 113 'br' 'br_ln175' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.76>
ST_2 : Operation 114 [1/1] (3.42ns)   --->   "%y2_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %y2" [baseline/fit.cpp:181]   --->   Operation 114 'read' 'y2_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_2 : Operation 115 [1/1] (3.42ns)   --->   "%x2_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %x2" [baseline/fit.cpp:181]   --->   Operation 115 'read' 'x2_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_2 : Operation 116 [1/1] (3.42ns)   --->   "%sigmaSquaredDiv1_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %sigmaSquaredDiv1" [baseline/fit.cpp:182]   --->   Operation 116 'read' 'sigmaSquaredDiv1_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_2 : Operation 117 [1/1] (3.42ns)   --->   "%last3_read = read i2 @_ssdm_op_Read.ap_fifo.volatile.i2P0A, i2 %last3" [baseline/fit.cpp:186]   --->   Operation 117 'read' 'last3_read' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_2 : Operation 118 [1/1] (1.34ns)   --->   "%icmp_ln186 = icmp_eq  i2 %last3_read, i2 0" [baseline/fit.cpp:186]   --->   Operation 118 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%r_b_2 = load i64 %r_b_1" [baseline/fit.cpp:181]   --->   Operation 119 'load' 'r_b_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln181_1 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i12.i32, i12 %x2_read, i32 0" [baseline/fit.cpp:181]   --->   Operation 120 'bitconcatenate' 'shl_ln181_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i64 %r_b_2" [baseline/fit.cpp:181]   --->   Operation 121 'sext' 'sext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln181_2 = sext i44 %shl_ln181_1" [baseline/fit.cpp:181]   --->   Operation 122 'sext' 'sext_ln181_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [5/5] (5.77ns)   --->   "%mul_ln181 = mul i96 %sext_ln181_1, i96 %sext_ln181_2" [baseline/fit.cpp:181]   --->   Operation 123 'mul' 'mul_ln181' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.77>
ST_4 : Operation 124 [4/5] (5.77ns)   --->   "%mul_ln181 = mul i96 %sext_ln181_1, i96 %sext_ln181_2" [baseline/fit.cpp:181]   --->   Operation 124 'mul' 'mul_ln181' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.77>
ST_5 : Operation 125 [3/5] (5.77ns)   --->   "%mul_ln181 = mul i96 %sext_ln181_1, i96 %sext_ln181_2" [baseline/fit.cpp:181]   --->   Operation 125 'mul' 'mul_ln181' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.77>
ST_6 : Operation 126 [2/5] (5.77ns)   --->   "%mul_ln181 = mul i96 %sext_ln181_1, i96 %sext_ln181_2" [baseline/fit.cpp:181]   --->   Operation 126 'mul' 'mul_ln181' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.77>
ST_7 : Operation 127 [1/5] (5.77ns)   --->   "%mul_ln181 = mul i96 %sext_ln181_1, i96 %sext_ln181_2" [baseline/fit.cpp:181]   --->   Operation 127 'mul' 'mul_ln181' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.62>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%r_a_2 = load i64 %r_a_1" [baseline/fit.cpp:190]   --->   Operation 128 'load' 'r_a_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i12.i32, i12 %y2_read, i32 0" [baseline/fit.cpp:181]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i44 %shl_ln" [baseline/fit.cpp:181]   --->   Operation 130 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (2.92ns)   --->   "%sub_ln181 = sub i64 %sext_ln181, i64 %r_a_2" [baseline/fit.cpp:181]   --->   Operation 131 'sub' 'sub_ln181' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln181_2 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %sub_ln181, i32 0" [baseline/fit.cpp:181]   --->   Operation 132 'bitconcatenate' 'shl_ln181_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (3.70ns)   --->   "%sub_ln181_1 = sub i96 %shl_ln181_2, i96 %mul_ln181" [baseline/fit.cpp:181]   --->   Operation 133 'sub' 'sub_ln181_1' <Predicate = true> <Delay = 3.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %sub_ln181_1, i32 32, i32 95" [baseline/fit.cpp:181]   --->   Operation 134 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.77>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i64 %trunc_ln" [baseline/fit.cpp:182]   --->   Operation 135 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln182_1 = sext i64 %sigmaSquaredDiv1_read" [baseline/fit.cpp:182]   --->   Operation 136 'sext' 'sext_ln182_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [5/5] (5.77ns)   --->   "%mul_ln182 = mul i128 %sext_ln182, i128 %sext_ln182_1" [baseline/fit.cpp:182]   --->   Operation 137 'mul' 'mul_ln182' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.77>
ST_10 : Operation 138 [4/5] (5.77ns)   --->   "%mul_ln182 = mul i128 %sext_ln182, i128 %sext_ln182_1" [baseline/fit.cpp:182]   --->   Operation 138 'mul' 'mul_ln182' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.77>
ST_11 : Operation 139 [3/5] (5.77ns)   --->   "%mul_ln182 = mul i128 %sext_ln182, i128 %sext_ln182_1" [baseline/fit.cpp:182]   --->   Operation 139 'mul' 'mul_ln182' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.77>
ST_12 : Operation 140 [2/5] (5.77ns)   --->   "%mul_ln182 = mul i128 %sext_ln182, i128 %sext_ln182_1" [baseline/fit.cpp:182]   --->   Operation 140 'mul' 'mul_ln182' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.77>
ST_13 : Operation 141 [1/5] (5.77ns)   --->   "%mul_ln182 = mul i128 %sext_ln182, i128 %sext_ln182_1" [baseline/fit.cpp:182]   --->   Operation 141 'mul' 'mul_ln182' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.77>
ST_14 : Operation 142 [5/5] (5.77ns)   --->   "%mul_ln182_1 = mul i128 %mul_ln182, i128 %sext_ln182" [baseline/fit.cpp:182]   --->   Operation 142 'mul' 'mul_ln182_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.77>
ST_15 : Operation 143 [4/5] (5.77ns)   --->   "%mul_ln182_1 = mul i128 %mul_ln182, i128 %sext_ln182" [baseline/fit.cpp:182]   --->   Operation 143 'mul' 'mul_ln182_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.77>
ST_16 : Operation 144 [3/5] (5.77ns)   --->   "%mul_ln182_1 = mul i128 %mul_ln182, i128 %sext_ln182" [baseline/fit.cpp:182]   --->   Operation 144 'mul' 'mul_ln182_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.77>
ST_17 : Operation 145 [2/5] (5.77ns)   --->   "%mul_ln182_1 = mul i128 %mul_ln182, i128 %sext_ln182" [baseline/fit.cpp:182]   --->   Operation 145 'mul' 'mul_ln182_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.77>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%r_n_1_load = load i12 %r_n_1" [baseline/fit.cpp:184]   --->   Operation 146 'load' 'r_n_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln176 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 5000, i64 2750" [baseline/fit.cpp:176]   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln176' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [baseline/fit.cpp:175]   --->   Operation 148 'specloopname' 'specloopname_ln175' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/5] (5.77ns)   --->   "%mul_ln182_1 = mul i128 %mul_ln182, i128 %sext_ln182" [baseline/fit.cpp:182]   --->   Operation 149 'mul' 'mul_ln182_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln182_1, i32 64, i32 127" [baseline/fit.cpp:182]   --->   Operation 150 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (1.69ns)   --->   "%r_n = add i12 %r_n_1_load, i12 1" [baseline/fit.cpp:184]   --->   Operation 151 'add' 'r_n' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %if.then, void %while.body.if.end_crit_edge" [baseline/fit.cpp:186]   --->   Operation 152 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (1.43ns)   --->   "%store_ln186 = store i12 %r_n, i12 %r_n_1" [baseline/fit.cpp:186]   --->   Operation 153 'store' 'store_ln186' <Predicate = (icmp_ln186)> <Delay = 1.43>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln186 = br void %if.end" [baseline/fit.cpp:186]   --->   Operation 154 'br' 'br_ln186' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln188 = sext i12 %r_n" [baseline/fit.cpp:188]   --->   Operation 155 'sext' 'sext_ln188' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (1.69ns)   --->   "%add_ln188 = add i13 %sext_ln188, i13 8190" [baseline/fit.cpp:188]   --->   Operation 156 'add' 'add_ln188' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln188_1 = sext i13 %add_ln188" [baseline/fit.cpp:188]   --->   Operation 157 'sext' 'sext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [68/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 158 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.30>
ST_20 : Operation 159 [67/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 159 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.30>
ST_21 : Operation 160 [66/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 160 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.30>
ST_22 : Operation 161 [65/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 161 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.30>
ST_23 : Operation 162 [64/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 162 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.30>
ST_24 : Operation 163 [63/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 163 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.30>
ST_25 : Operation 164 [62/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 164 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.30>
ST_26 : Operation 165 [61/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 165 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.30>
ST_27 : Operation 166 [60/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 166 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.30>
ST_28 : Operation 167 [59/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 167 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.30>
ST_29 : Operation 168 [58/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 168 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.30>
ST_30 : Operation 169 [57/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 169 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.30>
ST_31 : Operation 170 [56/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 170 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.30>
ST_32 : Operation 171 [55/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 171 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.30>
ST_33 : Operation 172 [54/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 172 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.30>
ST_34 : Operation 173 [53/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 173 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.30>
ST_35 : Operation 174 [52/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 174 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.30>
ST_36 : Operation 175 [51/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 175 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.30>
ST_37 : Operation 176 [50/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 176 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.30>
ST_38 : Operation 177 [49/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 177 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.30>
ST_39 : Operation 178 [48/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 178 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.30>
ST_40 : Operation 179 [47/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 179 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.30>
ST_41 : Operation 180 [46/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 180 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.30>
ST_42 : Operation 181 [45/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 181 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.30>
ST_43 : Operation 182 [44/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 182 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.30>
ST_44 : Operation 183 [43/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 183 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.30>
ST_45 : Operation 184 [42/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 184 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.30>
ST_46 : Operation 185 [41/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 185 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.30>
ST_47 : Operation 186 [40/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 186 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.30>
ST_48 : Operation 187 [39/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 187 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.30>
ST_49 : Operation 188 [38/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 188 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.30>
ST_50 : Operation 189 [37/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 189 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.30>
ST_51 : Operation 190 [36/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 190 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.30>
ST_52 : Operation 191 [35/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 191 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.30>
ST_53 : Operation 192 [34/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 192 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.30>
ST_54 : Operation 193 [33/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 193 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.30>
ST_55 : Operation 194 [32/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 194 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.30>
ST_56 : Operation 195 [31/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 195 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.30>
ST_57 : Operation 196 [30/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 196 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.30>
ST_58 : Operation 197 [29/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 197 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.30>
ST_59 : Operation 198 [28/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 198 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.30>
ST_60 : Operation 199 [27/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 199 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.30>
ST_61 : Operation 200 [26/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 200 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.30>
ST_62 : Operation 201 [25/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 201 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.30>
ST_63 : Operation 202 [24/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 202 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.30>
ST_64 : Operation 203 [23/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 203 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.30>
ST_65 : Operation 204 [22/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 204 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.30>
ST_66 : Operation 205 [21/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 205 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.30>
ST_67 : Operation 206 [20/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 206 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.30>
ST_68 : Operation 207 [19/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 207 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.30>
ST_69 : Operation 208 [18/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 208 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.30>
ST_70 : Operation 209 [17/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 209 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.30>
ST_71 : Operation 210 [16/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 210 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.30>
ST_72 : Operation 211 [15/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 211 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.30>
ST_73 : Operation 212 [14/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 212 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.30>
ST_74 : Operation 213 [13/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 213 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.30>
ST_75 : Operation 214 [12/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 214 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.30>
ST_76 : Operation 215 [11/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 215 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.30>
ST_77 : Operation 216 [10/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 216 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.30>
ST_78 : Operation 217 [9/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 217 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.30>
ST_79 : Operation 218 [8/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 218 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.30>
ST_80 : Operation 219 [7/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 219 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.30>
ST_81 : Operation 220 [6/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 220 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.30>
ST_82 : Operation 221 [5/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 221 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.30>
ST_83 : Operation 222 [4/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 222 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.30>
ST_84 : Operation 223 [3/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 223 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.30>
ST_85 : Operation 224 [2/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 224 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.30>
ST_86 : Operation 225 [1/1] (0.00ns)   --->   "%r_sigmaA_1_load = load i64 %r_sigmaA_1" [baseline/fit.cpp:190]   --->   Operation 225 'load' 'r_sigmaA_1_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 226 [1/1] (0.00ns)   --->   "%r_sigmaB_1_load = load i64 %r_sigmaB_1" [baseline/fit.cpp:190]   --->   Operation 226 'load' 'r_sigmaB_1_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 227 [1/68] (4.30ns)   --->   "%r_chiSquaredNdof = sdiv i64 %trunc_ln3, i64 %sext_ln188_1" [baseline/fit.cpp:188]   --->   Operation 227 'sdiv' 'r_chiSquaredNdof' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 228 [1/1] (0.00ns)   --->   "%or_ln190_4 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i64.i64.i64.i64.i64.i52.i12, i64 %r_chiSquaredNdof, i64 %r_sigmaB_1_load, i64 %r_sigmaA_1_load, i64 %r_b_2, i64 %r_a_2, i52 0, i12 %r_n" [baseline/fit.cpp:190]   --->   Operation 228 'bitconcatenate' 'or_ln190_4' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 229 [2/2] (0.00ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.axis.volatile.i384P128A, i384 %output_r, i384 %or_ln190_4" [baseline/fit.cpp:190]   --->   Operation 229 'write' 'write_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 87 <SV = 86> <Delay = 4.59>
ST_87 : Operation 230 [1/2] (0.00ns)   --->   "%write_ln190 = write void @_ssdm_op_Write.axis.volatile.i384P128A, i384 %output_r, i384 %or_ln190_4" [baseline/fit.cpp:190]   --->   Operation 230 'write' 'write_ln190' <Predicate = (tmp & !icmp_ln186)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_87 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i332P0A, i332 %resultStream, i32 1" [baseline/fit.cpp:196]   --->   Operation 231 'nbreadreq' 'tmp_s' <Predicate = (tmp & !icmp_ln186)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.30> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 332> <Depth = 10> <FIFO>
ST_87 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln196 = br i1 %tmp_s, void %cond.end, void %cond.true" [baseline/fit.cpp:196]   --->   Operation 232 'br' 'br_ln196' <Predicate = (tmp & !icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 233 [1/1] (3.30ns)   --->   "%resultStream_read_1 = read i332 @_ssdm_op_Read.ap_fifo.volatile.i332P0A, i332 %resultStream" [baseline/fit.cpp:196]   --->   Operation 233 'read' 'resultStream_read_1' <Predicate = (tmp & !icmp_ln186 & tmp_s)> <Delay = 3.30> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.30> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 332> <Depth = 10> <FIFO>
ST_87 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i332 %resultStream_read_1" [baseline/fit.cpp:196]   --->   Operation 234 'trunc' 'trunc_ln196' <Predicate = (tmp & !icmp_ln186 & tmp_s)> <Delay = 0.00>
ST_87 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i256 @_ssdm_op_PartSelect.i256.i332.i32.i32, i332 %resultStream_read_1, i32 12, i32 267" [baseline/fit.cpp:196]   --->   Operation 235 'partselect' 'tmp_5' <Predicate = (tmp & !icmp_ln186 & tmp_s)> <Delay = 0.00>
ST_87 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i256.i52.i12, i256 %tmp_5, i52 0, i12 %trunc_ln196" [baseline/fit.cpp:196]   --->   Operation 236 'bitconcatenate' 'tmp_3' <Predicate = (tmp & !icmp_ln186 & tmp_s)> <Delay = 0.00>
ST_87 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln196 = br void %cond.end" [baseline/fit.cpp:196]   --->   Operation 237 'br' 'br_ln196' <Predicate = (tmp & !icmp_ln186 & tmp_s)> <Delay = 0.00>
ST_87 : Operation 238 [1/1] (0.00ns)   --->   "%ref_tmp28_0 = phi i320 %tmp_3, void %cond.true, i320 0, void %if.then" [baseline/fit.cpp:196]   --->   Operation 238 'phi' 'ref_tmp28_0' <Predicate = (tmp & !icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 239 [1/1] (0.00ns)   --->   "%r_a_3 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %ref_tmp28_0, i32 64, i32 127" [baseline/fit.cpp:196]   --->   Operation 239 'partselect' 'r_a_3' <Predicate = (tmp & !icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 240 [1/1] (0.00ns)   --->   "%r_b_3 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %ref_tmp28_0, i32 128, i32 191" [baseline/fit.cpp:196]   --->   Operation 240 'partselect' 'r_b_3' <Predicate = (tmp & !icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 241 [1/1] (0.00ns)   --->   "%r_sigmaA_2 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %ref_tmp28_0, i32 192, i32 255" [baseline/fit.cpp:196]   --->   Operation 241 'partselect' 'r_sigmaA_2' <Predicate = (tmp & !icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 242 [1/1] (0.00ns)   --->   "%r_sigmaB_2 = partselect i64 @_ssdm_op_PartSelect.i64.i320.i32.i32, i320 %ref_tmp28_0, i32 256, i32 319" [baseline/fit.cpp:196]   --->   Operation 242 'partselect' 'r_sigmaB_2' <Predicate = (tmp & !icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 243 [1/1] (1.29ns)   --->   "%store_ln197 = store i64 %r_sigmaB_2, i64 %r_sigmaB_1" [baseline/fit.cpp:197]   --->   Operation 243 'store' 'store_ln197' <Predicate = (tmp & !icmp_ln186)> <Delay = 1.29>
ST_87 : Operation 244 [1/1] (1.29ns)   --->   "%store_ln197 = store i64 %r_sigmaA_2, i64 %r_sigmaA_1" [baseline/fit.cpp:197]   --->   Operation 244 'store' 'store_ln197' <Predicate = (tmp & !icmp_ln186)> <Delay = 1.29>
ST_87 : Operation 245 [1/1] (1.29ns)   --->   "%store_ln197 = store i64 %r_b_3, i64 %r_b_1" [baseline/fit.cpp:197]   --->   Operation 245 'store' 'store_ln197' <Predicate = (tmp & !icmp_ln186)> <Delay = 1.29>
ST_87 : Operation 246 [1/1] (1.29ns)   --->   "%store_ln197 = store i64 %r_a_3, i64 %r_a_1" [baseline/fit.cpp:197]   --->   Operation 246 'store' 'store_ln197' <Predicate = (tmp & !icmp_ln186)> <Delay = 1.29>
ST_87 : Operation 247 [1/1] (1.43ns)   --->   "%store_ln197 = store i12 0, i12 %r_n_1" [baseline/fit.cpp:197]   --->   Operation 247 'store' 'store_ln197' <Predicate = (tmp & !icmp_ln186)> <Delay = 1.43>
ST_87 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln197 = br void %if.end" [baseline/fit.cpp:197]   --->   Operation 248 'br' 'br_ln197' <Predicate = (tmp & !icmp_ln186)> <Delay = 0.00>
ST_87 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_4 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i2P0A, i2 %last3, i32 1" [baseline/fit.cpp:175]   --->   Operation 249 'nbreadreq' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_87 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %tmp_4, void %while.end.loopexit, void %while.body" [baseline/fit.cpp:175]   --->   Operation 250 'br' 'br_ln175' <Predicate = (tmp)> <Delay = 0.00>
ST_87 : Operation 251 [1/1] (0.00ns)   --->   "%r_n_1_load_1 = load i12 %r_n_1" [baseline/fit.cpp:188]   --->   Operation 251 'load' 'r_n_1_load_1' <Predicate = (tmp & !tmp_4)> <Delay = 0.00>
ST_87 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln188 = store i12 %r_n_1_load_1, i12 %n" [baseline/fit.cpp:188]   --->   Operation 252 'store' 'store_ln188' <Predicate = (tmp & !tmp_4)> <Delay = 0.00>
ST_87 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln199 = br void %while.end" [baseline/fit.cpp:199]   --->   Operation 253 'br' 'br_ln199' <Predicate = (tmp & !tmp_4)> <Delay = 0.00>
ST_87 : Operation 254 [1/1] (0.00ns)   --->   "%ret_ln199 = ret" [baseline/fit.cpp:199]   --->   Operation 254 'ret' 'ret_ln199' <Predicate = (!tmp_4) | (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ resultStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sigmaSquaredDiv1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln174      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultStream_read       (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_sigmaB                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_a                     (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_b                     (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_sigmaA                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                     (nbreadreq        ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln175                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_n_1                   (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
r_a_1                   (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
r_b_1                   (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
r_sigmaA_1              (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
r_sigmaB_1              (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
n_load                  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln175             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln175             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln175             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln175             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln175             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln175                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y2_read                 (read             ) [ 0001111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
x2_read                 (read             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sigmaSquaredDiv1_read   (read             ) [ 0001111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
last3_read              (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln186              (icmp             ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
r_b_2                   (load             ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
shl_ln181_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln181_1            (sext             ) [ 0000111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln181_2            (sext             ) [ 0000111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln181               (mul              ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_a_2                   (load             ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111110]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln181              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln181               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln181_2             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln181_1             (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                (partselect       ) [ 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln182              (sext             ) [ 0000000000111111111000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln182_1            (sext             ) [ 0000000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln182               (mul              ) [ 0000000000000011111000000000000000000000000000000000000000000000000000000000000000000000]
r_n_1_load              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln176 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln175      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln182_1             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3               (partselect       ) [ 0000000000000000000111111111111111111111111111111111111111111111111111111111111111111110]
r_n                     (add              ) [ 0000000000000000000111111111111111111111111111111111111111111111111111111111111111111110]
br_ln186                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln186             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln186                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln188              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln188               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln188_1            (sext             ) [ 0000000000000000000011111111111111111111111111111111111111111111111111111111111111111110]
r_sigmaA_1_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_sigmaB_1_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_chiSquaredNdof        (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln190_4              (bitconcatenate   ) [ 0011111111111111111000000000000000000000000000000000000000000000000000000000000000000001]
write_ln190             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                   (nbreadreq        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln196                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultStream_read_1     (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln196             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln196                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ref_tmp28_0             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_a_3                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_b_3                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_sigmaA_2              (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_sigmaB_2              (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln197             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln197             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln197             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln197             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln197             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln197                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                   (nbreadreq        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln175                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_n_1_load_1            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln188             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln199                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln199               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="resultStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sigmaSquaredDiv1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmaSquaredDiv1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="n">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i332P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i332.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i384.i64.i64.i64.i64.i64.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i384P128A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i332P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i332.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i320.i256.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i320.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="r_n_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_n_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="r_a_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_a_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_b_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_b_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="r_sigmaA_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_sigmaA_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="r_sigmaB_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_sigmaB_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="332" slack="0"/>
<pin id="148" dir="0" index="1" bw="332" slack="0"/>
<pin id="149" dir="1" index="2" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="resultStream_read/1 resultStream_read_1/87 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_nbreadreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="86"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 tmp_4/87 "/>
</bind>
</comp>

<comp id="160" class="1004" name="y2_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="0"/>
<pin id="163" dir="1" index="2" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y2_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x2_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x2_read/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sigmaSquaredDiv1_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigmaSquaredDiv1_read/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="last3_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last3_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="384" slack="0"/>
<pin id="187" dir="0" index="2" bw="384" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln190/86 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_s_nbreadreq_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="332" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_s/87 "/>
</bind>
</comp>

<comp id="199" class="1005" name="ref_tmp28_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="320" slack="2147483647"/>
<pin id="201" dir="1" index="1" bw="320" slack="2147483647"/>
</pin_list>
<bind>
<opset="ref_tmp28_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="ref_tmp28_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="320" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp28_0/87 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="44" slack="0"/>
<pin id="212" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln181/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln182/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="128" slack="1"/>
<pin id="219" dir="0" index="1" bw="64" slack="5"/>
<pin id="220" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln182_1/14 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="17"/>
<pin id="223" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_n_1_load/18 r_n_1_load_1/87 "/>
</bind>
</comp>

<comp id="224" class="1004" name="r_sigmaB_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="332" slack="0"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="0" index="3" bw="10" slack="0"/>
<pin id="229" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_sigmaB/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="r_a_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="332" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="0" index="3" bw="8" slack="0"/>
<pin id="239" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_a/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="r_b_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="332" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="0" index="3" bw="9" slack="0"/>
<pin id="249" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_b/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="r_sigmaA_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="332" slack="0"/>
<pin id="257" dir="0" index="2" bw="9" slack="0"/>
<pin id="258" dir="0" index="3" bw="9" slack="0"/>
<pin id="259" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_sigmaA/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="n_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln175_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln175_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln175_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln175_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln175_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="12" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln186_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="r_b_2_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="2"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_b_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="shl_ln181_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="44" slack="0"/>
<pin id="304" dir="0" index="1" bw="12" slack="1"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln181_1/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sext_ln181_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_1/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln181_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="44" slack="0"/>
<pin id="316" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_2/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="r_a_2_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="7"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_a_2/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="shl_ln_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="44" slack="0"/>
<pin id="324" dir="0" index="1" bw="12" slack="6"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln181_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="44" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sub_ln181_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="44" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln181/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="shl_ln181_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="96" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln181_2/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sub_ln181_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="96" slack="0"/>
<pin id="349" dir="0" index="1" bw="96" slack="1"/>
<pin id="350" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln181_1/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="96" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="0" index="3" bw="8" slack="0"/>
<pin id="357" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln182_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182/9 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln182_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="7"/>
<pin id="368" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182_1/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="128" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="0" index="3" bw="8" slack="0"/>
<pin id="375" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/18 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_n_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_n/18 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln186_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="0" index="1" bw="12" slack="17"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/18 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln188_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="1"/>
<pin id="393" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln188/19 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln188_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/19 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln188_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln188_1/19 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="0" index="1" bw="13" slack="0"/>
<pin id="407" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="r_chiSquaredNdof/19 "/>
</bind>
</comp>

<comp id="409" class="1004" name="r_sigmaA_1_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="85"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_sigmaA_1_load/86 "/>
</bind>
</comp>

<comp id="412" class="1004" name="r_sigmaB_1_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="85"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_sigmaB_1_load/86 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln190_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="384" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="0"/>
<pin id="418" dir="0" index="2" bw="64" slack="0"/>
<pin id="419" dir="0" index="3" bw="64" slack="0"/>
<pin id="420" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="421" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="422" dir="0" index="6" bw="1" slack="0"/>
<pin id="423" dir="0" index="7" bw="12" slack="68"/>
<pin id="424" dir="1" index="8" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln190_4/86 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln196_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="332" slack="0"/>
<pin id="433" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196/87 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="256" slack="0"/>
<pin id="437" dir="0" index="1" bw="332" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="0" index="3" bw="10" slack="0"/>
<pin id="440" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/87 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="320" slack="0"/>
<pin id="447" dir="0" index="1" bw="256" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="0" index="3" bw="12" slack="0"/>
<pin id="450" dir="1" index="4" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/87 "/>
</bind>
</comp>

<comp id="456" class="1004" name="r_a_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="320" slack="0"/>
<pin id="459" dir="0" index="2" bw="8" slack="0"/>
<pin id="460" dir="0" index="3" bw="8" slack="0"/>
<pin id="461" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_a_3/87 "/>
</bind>
</comp>

<comp id="466" class="1004" name="r_b_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="320" slack="0"/>
<pin id="469" dir="0" index="2" bw="9" slack="0"/>
<pin id="470" dir="0" index="3" bw="9" slack="0"/>
<pin id="471" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_b_3/87 "/>
</bind>
</comp>

<comp id="476" class="1004" name="r_sigmaA_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="320" slack="0"/>
<pin id="479" dir="0" index="2" bw="9" slack="0"/>
<pin id="480" dir="0" index="3" bw="9" slack="0"/>
<pin id="481" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_sigmaA_2/87 "/>
</bind>
</comp>

<comp id="486" class="1004" name="r_sigmaB_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="320" slack="0"/>
<pin id="489" dir="0" index="2" bw="10" slack="0"/>
<pin id="490" dir="0" index="3" bw="10" slack="0"/>
<pin id="491" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_sigmaB_2/87 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln197_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="86"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/87 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln197_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="86"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/87 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln197_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="86"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/87 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln197_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="86"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/87 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln197_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="86"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/87 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln188_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="0" index="1" bw="12" slack="0"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/87 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="86"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="531" class="1005" name="r_n_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="0"/>
<pin id="533" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="r_n_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="r_a_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_a_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="r_b_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_b_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="r_sigmaA_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_sigmaA_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="r_sigmaB_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="r_sigmaB_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="y2_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="12" slack="6"/>
<pin id="569" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="y2_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="x2_read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="12" slack="1"/>
<pin id="574" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="x2_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="sigmaSquaredDiv1_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="7"/>
<pin id="579" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sigmaSquaredDiv1_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln186_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="16"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="589" class="1005" name="sext_ln181_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="96" slack="1"/>
<pin id="591" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="sext_ln181_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="96" slack="1"/>
<pin id="596" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_2 "/>
</bind>
</comp>

<comp id="599" class="1005" name="mul_ln181_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="96" slack="1"/>
<pin id="601" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln181 "/>
</bind>
</comp>

<comp id="607" class="1005" name="trunc_ln_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="1"/>
<pin id="609" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="612" class="1005" name="sext_ln182_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="128" slack="1"/>
<pin id="614" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln182 "/>
</bind>
</comp>

<comp id="618" class="1005" name="sext_ln182_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="128" slack="1"/>
<pin id="620" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln182_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="mul_ln182_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="128" slack="1"/>
<pin id="625" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln182 "/>
</bind>
</comp>

<comp id="628" class="1005" name="trunc_ln3_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="1"/>
<pin id="630" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="633" class="1005" name="r_n_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="1"/>
<pin id="635" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_n "/>
</bind>
</comp>

<comp id="639" class="1005" name="sext_ln188_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="1"/>
<pin id="641" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln188_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="or_ln190_4_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="384" slack="1"/>
<pin id="646" dir="1" index="1" bw="384" slack="1"/>
</pin_list>
<bind>
<opset="or_ln190_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="100" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="102" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="208"><net_src comp="108" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="146" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="146" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="146" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="146" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="224" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="254" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="244" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="234" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="264" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="178" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="62" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="299" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="317"><net_src comp="302" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="319" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="18" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="68" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="72" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="376"><net_src comp="86" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="217" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="88" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="90" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="384"><net_src comp="221" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="92" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="94" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="425"><net_src comp="96" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="404" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="412" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="409" pin="1"/><net_sink comp="415" pin=3"/></net>

<net id="429"><net_src comp="98" pin="0"/><net_sink comp="415" pin=6"/></net>

<net id="430"><net_src comp="415" pin="8"/><net_sink comp="184" pin=2"/></net>

<net id="434"><net_src comp="146" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="104" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="146" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="40" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="451"><net_src comp="106" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="435" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="98" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="431" pin="1"/><net_sink comp="445" pin=3"/></net>

<net id="455"><net_src comp="445" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="462"><net_src comp="110" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="202" pin="4"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="88" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="90" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="472"><net_src comp="110" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="202" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="112" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="114" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="482"><net_src comp="110" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="202" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="116" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="118" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="492"><net_src comp="110" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="202" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="120" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="122" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="486" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="476" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="466" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="456" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="124" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="221" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="12" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="152" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="126" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="542"><net_src comp="130" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="549"><net_src comp="134" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="556"><net_src comp="138" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="563"><net_src comp="142" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="570"><net_src comp="160" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="575"><net_src comp="166" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="580"><net_src comp="172" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="585"><net_src comp="293" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="309" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="597"><net_src comp="314" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="602"><net_src comp="209" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="610"><net_src comp="352" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="615"><net_src comp="362" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="621"><net_src comp="366" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="626"><net_src comp="213" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="631"><net_src comp="370" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="636"><net_src comp="380" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="415" pin=7"/></net>

<net id="642"><net_src comp="400" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="647"><net_src comp="415" pin="8"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="184" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {87 }
	Port: n | {87 }
 - Input state : 
	Port: finalStage : resultStream | {1 87 }
	Port: finalStage : x2 | {2 }
	Port: finalStage : y2 | {2 }
	Port: finalStage : sigmaSquaredDiv1 | {2 }
	Port: finalStage : last3 | {1 2 87 }
	Port: finalStage : output_r | {}
	Port: finalStage : n | {1 }
  - Chain level:
	State 1
		store_ln175 : 1
		store_ln175 : 1
		store_ln175 : 1
		store_ln175 : 1
		store_ln175 : 1
	State 2
	State 3
		sext_ln181_1 : 1
		sext_ln181_2 : 1
		mul_ln181 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
		sext_ln181 : 1
		sub_ln181 : 2
		shl_ln181_2 : 3
		sub_ln181_1 : 4
		trunc_ln : 5
	State 9
		mul_ln182 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		trunc_ln3 : 1
		r_n : 1
		store_ln186 : 2
	State 19
		add_ln188 : 1
		sext_ln188_1 : 2
		r_chiSquaredNdof : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
		or_ln190_4 : 1
		write_ln190 : 2
	State 87
		tmp_3 : 1
		ref_tmp28_0 : 2
		r_a_3 : 3
		r_b_3 : 3
		r_sigmaA_2 : 3
		r_sigmaB_2 : 3
		store_ln197 : 4
		store_ln197 : 4
		store_ln197 : 4
		store_ln197 : 4
		store_ln188 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   sdiv   |             grp_fu_404            |    0    |   8651  |   6607  |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_209            |    12   |   441   |   256   |
|    mul   |             grp_fu_213            |    16   |   441   |   256   |
|          |             grp_fu_217            |    26   |   441   |   256   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |          sub_ln181_fu_333         |    0    |    0    |    71   |
|          |         sub_ln181_1_fu_347        |    0    |    0    |   103   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |             r_n_fu_380            |    0    |    0    |    19   |
|          |          add_ln188_fu_394         |    0    |    0    |    19   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln186_fu_293         |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|          |          grp_read_fu_146          |    0    |    0    |    0    |
|          |        y2_read_read_fu_160        |    0    |    0    |    0    |
|   read   |        x2_read_read_fu_166        |    0    |    0    |    0    |
|          | sigmaSquaredDiv1_read_read_fu_172 |    0    |    0    |    0    |
|          |       last3_read_read_fu_178      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| nbreadreq|        grp_nbreadreq_fu_152       |    0    |    0    |    0    |
|          |       tmp_s_nbreadreq_fu_191      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |          grp_write_fu_184         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          r_sigmaB_fu_224          |    0    |    0    |    0    |
|          |             r_a_fu_234            |    0    |    0    |    0    |
|          |             r_b_fu_244            |    0    |    0    |    0    |
|          |          r_sigmaA_fu_254          |    0    |    0    |    0    |
|          |          trunc_ln_fu_352          |    0    |    0    |    0    |
|partselect|          trunc_ln3_fu_370         |    0    |    0    |    0    |
|          |            tmp_5_fu_435           |    0    |    0    |    0    |
|          |            r_a_3_fu_456           |    0    |    0    |    0    |
|          |            r_b_3_fu_466           |    0    |    0    |    0    |
|          |         r_sigmaA_2_fu_476         |    0    |    0    |    0    |
|          |         r_sigmaB_2_fu_486         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         shl_ln181_1_fu_302        |    0    |    0    |    0    |
|          |           shl_ln_fu_322           |    0    |    0    |    0    |
|bitconcatenate|         shl_ln181_2_fu_339        |    0    |    0    |    0    |
|          |         or_ln190_4_fu_415         |    0    |    0    |    0    |
|          |            tmp_3_fu_445           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |        sext_ln181_1_fu_309        |    0    |    0    |    0    |
|          |        sext_ln181_2_fu_314        |    0    |    0    |    0    |
|          |         sext_ln181_fu_329         |    0    |    0    |    0    |
|   sext   |         sext_ln182_fu_362         |    0    |    0    |    0    |
|          |        sext_ln182_1_fu_366        |    0    |    0    |    0    |
|          |         sext_ln188_fu_391         |    0    |    0    |    0    |
|          |        sext_ln188_1_fu_400        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln196_fu_431        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    54   |   9974  |   7597  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      icmp_ln186_reg_582     |    1   |
|      mul_ln181_reg_599      |   96   |
|      mul_ln182_reg_623      |   128  |
|      or_ln190_4_reg_644     |   384  |
|        r_a_1_reg_539        |   64   |
|        r_b_1_reg_546        |   64   |
|        r_n_1_reg_531        |   12   |
|         r_n_reg_633         |   12   |
|      r_sigmaA_1_reg_553     |   64   |
|      r_sigmaB_1_reg_560     |   64   |
|     ref_tmp28_0_reg_199     |   320  |
|     sext_ln181_1_reg_589    |   96   |
|     sext_ln181_2_reg_594    |   96   |
|     sext_ln182_1_reg_618    |   128  |
|      sext_ln182_reg_612     |   128  |
|     sext_ln188_1_reg_639    |   64   |
|sigmaSquaredDiv1_read_reg_577|   64   |
|         tmp_reg_527         |    1   |
|      trunc_ln3_reg_628      |   64   |
|       trunc_ln_reg_607      |   64   |
|       x2_read_reg_572       |   12   |
|       y2_read_reg_567       |   12   |
+-----------------------------+--------+
|            Total            |  1938  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_184 |  p2  |   2  |  384 |   768  ||    9    |
|    grp_fu_209    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_209    |  p1  |   2  |  44  |   88   ||    9    |
|    grp_fu_213    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_213    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_404    |  p1  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1266  ||  7.764  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   54   |    -   |  9974  |  7597  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   54   |
|  Register |    -   |    -   |  1938  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   54   |    7   |  11912 |  7651  |
+-----------+--------+--------+--------+--------+
