IEEE 754 - Adder/Subtractor
===========================

Written in verilog for compilers/simulators:

* `iverilog` Open Source Verilog simulator
    See: `make_windows.sh`

* `VCS` (Verilog Compiled Simulator)

Testing
=======
    Succeded 554941 test, Failed 29871 tests
    Sucess: 94.89%
