============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 31 2024  12:50:17 pm
  Module:                 RISC_V_Cached
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

   Instance     Module    Cell Count   Cell Area   Net Area    Total Area   Wireload  
--------------------------------------------------------------------------------------
RISC_V_Cached                  26643 36293920.000     0.000  36293920.000 <none> (D)  
  CPU_EXE0    exec_stage        1692  1714720.000     0.000   1714720.000 <none> (D)  
  CPU_HAZ0    hazardunit          48    68480.000     0.000     68480.000 <none> (D)  
  (D) = wireload is default in technology library
