sim_seconds                                  0.084753                       # Number of seconds simulated
sim_ticks                                 84752615000                       # Number of ticks simulated
final_tick                               3915619669500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5404212                       # Simulator instruction rate (inst/s)
host_op_rate                                  6066718                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              628754683                       # Simulator tick rate (ticks/s)
host_mem_usage                                2691976                       # Number of bytes of host memory used
host_seconds                                   134.79                       # Real time elapsed on the host
sim_insts                                   728457485                       # Number of instructions simulated
sim_ops                                     817759670                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           12                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           12                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           12                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       253696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       244736                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       252160                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       245760                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          1025792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        28416                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       479232                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        479232                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          991                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          956                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          985                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          960                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              4007                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         1872                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             1872                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       129884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      2993371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        84576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      2887651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        57391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      2975247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        39267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      2899734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        24164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        12082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            12103367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       129884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        84576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        57391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        39267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        24164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         335282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       5654480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            5654480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       5654480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       129884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      2993371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        84576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      2887651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        57391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      2975247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        39267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      2899734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        24164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        12082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           17757847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      4007                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     1872                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   32056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  14976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              1025792                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                478720                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               1025792                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             479232                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs          220                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3976                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3968                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3944                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            4032                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            4016                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            4096                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            4064                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3960                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            1855                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            1888                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            1864                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            1896                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            1872                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            1864                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            1888                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            1833                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 86257586000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               32056                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              14976                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  4004                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  4004                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  4004                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  4005                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  4005                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  4005                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  4006                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  4006                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  620                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  620                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  620                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  620                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  620                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  620                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  621                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  621                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  622                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  622                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  622                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  622                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  622                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  623                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  628                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  620                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         6583                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   228.545040                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   203.582309                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    67.654057                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          619      9.40%      9.40% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           53      0.81%     10.21% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           30      0.46%     10.66% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            9      0.14%     10.80% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           38      0.58%     11.38% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           47      0.71%     12.09% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          603      9.16%     21.25% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5184     78.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         6583                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          620                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    51.561290                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    44.237995                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    29.845284                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-11            4      0.65%      0.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-19           33      5.32%      5.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-27          105     16.94%     22.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-35           91     14.68%     37.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-43           76     12.26%     49.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-51           62     10.00%     59.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-59           72     11.61%     71.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-67           36      5.81%     77.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-75           25      4.03%     81.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-83           28      4.52%     85.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-91           22      3.55%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-99           16      2.58%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::104-107           13      2.10%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::112-115           12      1.94%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::120-123           10      1.61%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-131            6      0.97%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::136-139            3      0.48%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::144-147            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::152-155            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::184-187            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::200-203            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::208-211            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          620                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          620                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.129032                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.107039                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.106361                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            608     98.06%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             11      1.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          620                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  905293444                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1448642644                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                102579200                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28241.00                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45191.00                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      12.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       5.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   12.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    5.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  27992                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 12441                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.32                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.07                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 14672152.75                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  76653655112                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     651922426                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          3766694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          3817497.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2               3907008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3               3864672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               2541024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          2575296.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               2635680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               2607120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         13929676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         14081433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         14392934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         14234188.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        6771548.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        6731735.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        6851174.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        6835000.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      4712990207.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1        4714899552                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2        4717091088                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      4716290534.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      51896493024.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       51894818160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       51892895760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       51893598000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        72724322715.840012                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        72724754215.679993                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        72725604186.240005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        72725260056.960007                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.876231                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.876693                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.877604                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.877235                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       258816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       237568                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       246016                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       254720                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          1026560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        26880                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       479232                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        479232                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         1011                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          928                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          961                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          995                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              4010                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         1872                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             1872                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst        54370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      3053782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        90617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      2803076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        57391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      2902754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker        12082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        87596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      3005453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        27185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            12112429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        54370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        90617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        57391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        87596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        27185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         317158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       5654480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            5654480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       5654480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        54370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      3053782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        90617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      2803076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        57391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      2902754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker        12082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        87596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      3005453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        27185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           17766909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      4010                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     1872                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   32080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  14976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              1026560                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                479488                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               1026560                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             479232                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs          239                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3936                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            4008                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            3960                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            4040                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            4048                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            4056                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3928                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            4104                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            1800                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            1887                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            1920                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            1920                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            1873                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            1880                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            1872                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            1832                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 84752882000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               32080                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              14976                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  4001                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  4002                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  4002                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  4002                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  4002                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  4002                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  4002                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  4002                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  616                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  617                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  617                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  617                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  620                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  620                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  623                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  622                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  622                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  622                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  622                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  622                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  624                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  629                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  628                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  628                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  625                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  620                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         6543                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   230.172092                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   205.630224                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    66.462663                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          616      9.41%      9.41% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           28      0.43%      9.84% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           14      0.21%     10.06% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            5      0.08%     10.13% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           16      0.24%     10.38% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           27      0.41%     10.79% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          609      9.31%     20.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5228     79.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         6543                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          621                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    51.671498                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    44.140949                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    29.943953                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-11            4      0.64%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-19           41      6.60%      7.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-27          101     16.26%     23.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-35           84     13.53%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-43           82     13.20%     50.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-51           62      9.98%     60.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-59           48      7.73%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-67           51      8.21%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-75           34      5.48%     81.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-83           30      4.83%     86.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-91           24      3.86%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-99           11      1.77%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::104-107           14      2.25%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-115            6      0.97%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::120-123            9      1.45%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-131            7      1.13%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::136-139            4      0.64%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::144-147            5      0.81%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::160-163            1      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::176-179            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          621                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          621                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.128824                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.094738                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.337845                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              3      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              2      0.32%      0.81% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            602     96.94%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             14      2.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          621                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  904248088                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1448004088                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                102656000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   28187.28                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45137.28                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      12.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       5.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   12.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    5.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.93                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  28036                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 12484                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 14408854.47                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  76654944172                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     650975728                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0               3786048                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          3737059.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          3894307.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          3842294.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               2554080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               2521032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               2627112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               2592024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         14201241.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1             13917696                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         14326041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             14057472                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        6784819.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        6695239.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        6924579.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6774865.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      4713351796.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      4712601257.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      4716302244.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      4716929007.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       51896175840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       51896834208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       51893587728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       51893037936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        72724684367.040009                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        72724137033.600006                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        72725492554.559998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        72725064141.119995                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.876619                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.876033                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.877484                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.877025                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       263424                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       250368                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       244992                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       253952                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          1038592                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       485120                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        485120                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         1029                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          978                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          957                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          992                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              4057                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         1895                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             1895                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        12082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        99678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      3108152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        42288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      2954104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        51349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      2890672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        12082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        54370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      2996391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        21144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            12254395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        99678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        42288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        51349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        54370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        21144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         268829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       5723953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            5723953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       5723953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        12082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        99678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      3108152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        42288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      2954104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        51349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      2890672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        12082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        54370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      2996391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        21144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           17978348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      4057                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     1895                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   32456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  15160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              1038112                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                484864                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               1038592                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             485120                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          248                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            4120                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3976                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            3953                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            4040                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            4128                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3992                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            4192                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            4040                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            1855                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            1880                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            1872                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            1968                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1913                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            1888                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1968                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            1808                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 86229182000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               32456                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              15160                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  4036                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  4036                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  4036                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  4037                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  4038                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  4038                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  4041                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  4042                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    20                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                   18                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  629                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  630                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  630                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  629                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  633                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  628                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         6630                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   229.709804                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   205.301982                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    66.611282                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          614      9.26%      9.26% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           33      0.50%      9.76% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           26      0.39%     10.15% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           19      0.29%     10.44% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           27      0.41%     10.84% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           32      0.48%     11.33% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          600      9.05%     20.38% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5279     79.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         6630                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          629                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    51.562798                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    44.473639                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    28.627210                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-11            6      0.95%      0.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-19           28      4.45%      5.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-27          107     17.01%     22.42% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-35           91     14.47%     36.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-43           75     11.92%     48.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-51           73     11.61%     60.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-59           56      8.90%     69.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-67           39      6.20%     75.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-75           37      5.88%     81.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-83           25      3.97%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-91           30      4.77%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-99           16      2.54%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::104-107           12      1.91%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-115           16      2.54%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::120-123            5      0.79%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-131            8      1.27%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::144-147            1      0.16%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::152-155            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::208-211            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          629                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          629                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.089030                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.074015                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.926446                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            619     98.41%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              8      1.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          629                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  949234626                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1499109576                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                103811200                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29260.34                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46210.34                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      12.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       5.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   12.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    5.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.39                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  28347                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 12616                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 14487429.77                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  76657384967                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     648192571                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          3960230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          3917289.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          3982003.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          4102358.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               2671584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          2642616.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               2686272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               2767464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0             14823744                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1             14554176                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         14573145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         15101299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        7080099.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        6983884.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        7050654.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        7192903.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      4714756349.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      4715762212.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      4717682118.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      4718147567.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       51894943776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       51894061440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       51892377312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      51891969024.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        72726066325.440002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        72725752160.639999                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        72726182047.680008                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        72727111157.760010                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.878098                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.877762                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.878222                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.879217                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       248832                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       252416                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       250880                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       246784                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          1026816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       476928                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        476928                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          972                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          986                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          980                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          964                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              4011                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         1863                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             1863                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        99678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      2935980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        99678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      2978268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        69473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      2960145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        45308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      2911816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        15103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            12115449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        99678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        99678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        69473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        45308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        15103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         329241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       5627295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            5627295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       5627295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        99678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      2935980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        99678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      2978268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        69473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      2960145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        45308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      2911816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        15103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           17742745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      4011                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     1863                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   32088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  14904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              1026816                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                477440                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               1026816                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             476928                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          140                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            4016                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3936                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3936                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            4040                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3984                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            4072                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            4120                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3984                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            1831                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            1872                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            1840                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            1904                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            1896                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            1873                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            1896                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            1808                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 86220154000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               32088                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              14904                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  4002                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  4002                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  4002                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  4002                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  4002                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  4002                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  4002                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  4002                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  618                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  618                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  618                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  618                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  618                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  618                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  620                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  624                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         6552                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   229.587302                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   205.051838                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    66.766352                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          609      9.29%      9.29% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           41      0.63%      9.92% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           22      0.34%     10.26% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            8      0.12%     10.38% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           25      0.38%     10.76% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           40      0.61%     11.37% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          602      9.19%     20.56% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5205     79.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         6552                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          619                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    51.851373                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    28.491364                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-11            2      0.32%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-19           20      3.23%      3.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-27          122     19.71%     23.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-35           82     13.25%     36.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-43           81     13.09%     49.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-51           62     10.02%     59.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-59           50      8.08%     67.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-67           48      7.75%     75.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-75           32      5.17%     80.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-83           23      3.72%     84.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-91           29      4.68%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-99           20      3.23%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-107           22      3.55%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::112-115            8      1.29%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::120-123            5      0.81%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-131            2      0.32%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-139            4      0.65%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::144-147            2      0.32%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::152-155            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::168-171            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          619                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          619                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.103393                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.084815                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.012369                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            609     98.38%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              9      1.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          619                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  910274012                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1454165612                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                102681600                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   28368.05                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              45318.05                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      12.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       5.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   12.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    5.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  28037                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 12419                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 14678269.32                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  76666271055                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     639306483                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          3759436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          3789676.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          3909427.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          3913660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               2536128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               2556528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               2637312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               2640168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         13859788.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1             13990080                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         14377459.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         14281612.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        6784819.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        6751641.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        6898037.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        6861127.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      4714207508.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      4715229349.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      4716810757.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      4717291472.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       51895425216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      51894528864.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      51893141664.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      51892719984.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        72724403438.400009                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        72724676681.280014                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        72725605199.040009                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        72725538567.360016                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.876318                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.876610                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.877605                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.877533                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       257024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       248064                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       253184                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       244224                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          1029632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        26880                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       480512                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        480512                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         1004                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          969                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          989                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          954                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              4022                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         1877                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             1877                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       108740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      3032638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        93637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      2926919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        57391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      2987330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        33226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      2881610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        24164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            12148675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       108740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        93637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        57391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        33226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        24164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         317158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       5669583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            5669583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       5669583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       108740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      3032638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        93637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      2926919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        57391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      2987330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        33226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      2881610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        24164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           17818258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      4022                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     1877                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   32176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  15016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              1029376                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                480256                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               1029632                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             480512                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          328                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            4072                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3912                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            3968                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            4088                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            4096                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            4040                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            4072                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3920                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            1839                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            1888                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            1888                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            1896                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            1825                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            1872                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            2008                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            1792                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 86228350000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               32176                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              15016                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  4012                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  4013                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  4013                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  4013                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  4013                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  4013                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  4013                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  4013                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  619                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  619                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  619                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  619                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  619                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  621                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  621                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  622                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  624                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  624                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  624                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  628                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  636                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  633                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  627                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  619                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         6579                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   229.462228                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   204.792032                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    66.961356                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          616      9.36%      9.36% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           40      0.61%      9.97% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           23      0.35%     10.32% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            8      0.12%     10.44% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           30      0.46%     10.90% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           32      0.49%     11.38% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          603      9.17%     20.55% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5227     79.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         6579                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          620                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    51.806452                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    28.150782                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-11            1      0.16%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-19           27      4.35%      4.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-27          111     17.90%     22.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-35           89     14.35%     36.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-43           75     12.10%     49.03% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-51           56      9.03%     58.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-59           55      8.87%     66.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-67           42      6.77%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-75           51      8.23%     81.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-83           33      5.32%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-91           19      3.06%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-99           22      3.55%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::104-107           11      1.77%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::112-115            9      1.45%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-123            4      0.65%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-131            5      0.81%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::136-139            3      0.48%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::144-147            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::152-155            3      0.48%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::176-179            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          620                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          620                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.206452                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.164232                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.614541                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            601     96.94%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             15      2.42%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::48              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          620                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  945974960                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1491222560                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                102937600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29407.33                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46357.33                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      12.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       5.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   12.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    5.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.22                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  28108                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 12489                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 14617452.11                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  86.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  76665999896                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     639577642                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          3766089.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          3806611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          3929385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          3908822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          2540616.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               2567952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2          2650776.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               2636904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0             14082432                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1             14114880                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             14549184                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3             14154816                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        6761594.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        6761594.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        6825047.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        6927482.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      4713168539.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      4714313829.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      4715903937.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      4716810374.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       51896336592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       51895331952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       51893937120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       51893142000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        72724486405.440002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        72724727360.639999                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        72725625991.679993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        72725410941.119995                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.876407                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.876665                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.877627                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.877397                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       245248                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       252672                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       248320                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       247296                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          1028352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        31232                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       474368                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        474368                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          958                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          987                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          970                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          966                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              4017                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         1853                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             1853                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        15103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       138946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      2893692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        63432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      2981289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        63432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      2929939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        72493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      2917857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        30206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            12133573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       138946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        63432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        63432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        72493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        30206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         368508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       5597090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            5597090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       5597090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        15103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       138946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      2893692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        63432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      2981289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        63432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      2929939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        72493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      2917857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        30206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           17730662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      4017                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     1853                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   32136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  14824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              1028352                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                474624                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               1028352                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             474368                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs          291                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3960                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            4008                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            4040                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            4024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3976                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            4024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3936                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            4168                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            1848                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            1857                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            1816                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            1880                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            1864                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            1872                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            1840                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1855                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 84752970000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               32136                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              14824                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  4013                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  4013                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  4013                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  4013                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  4014                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  4014                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  4015                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  4015                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  610                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  610                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  610                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  610                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  610                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  610                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  611                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  611                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  612                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  612                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  612                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  612                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  612                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  612                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  616                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  622                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  612                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         6536                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   229.953488                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   205.436617                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    66.534974                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          615      9.41%      9.41% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           22      0.34%      9.75% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           22      0.34%     10.08% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           12      0.18%     10.27% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           24      0.37%     10.63% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           22      0.34%     10.97% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          609      9.32%     20.29% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5210     79.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         6536                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          613                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    52.450245                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    44.874391                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    30.765923                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-11            5      0.82%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-19           28      4.57%      5.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-27           98     15.99%     21.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-35           97     15.82%     37.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-43           80     13.05%     50.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-51           61      9.95%     60.20% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-59           52      8.48%     68.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-67           42      6.85%     75.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-75           34      5.55%     81.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-83           26      4.24%     85.32% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-91           23      3.75%     89.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-99           18      2.94%     92.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::104-107           16      2.61%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::112-115            5      0.82%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::120-123            7      1.14%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-131            3      0.49%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::136-139            5      0.82%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::144-147            4      0.65%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::152-155            4      0.65%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::160-163            1      0.16%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::168-171            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::176-179            1      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-195            2      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          613                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          613                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.195759                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.156829                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.455499                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              2      0.33%      0.33% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              1      0.16%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.16%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            591     96.41%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             18      2.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          613                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  901245060                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1445950260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                102835200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   28044.72                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              44994.72                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      12.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       5.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   12.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    5.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  28078                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 12354                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 14438325.38                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  86.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  76672397188                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     633460212                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0               3816288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1               3749760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          3896121.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          3844108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               2574480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               2529600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          2628336.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               2593248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         14300083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         14014041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             14356992                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3             14149824                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6785233.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        6638837.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        6980567.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        6778183.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      4714095824.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      4713588789.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      4715034765.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      4715021687.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      51895523184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       51895967952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       51894699552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      51894711024.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        72724925635.200012                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        72724319521.919998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        72725426875.199997                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        72724928616.960007                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.876877                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.876228                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.877414                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.876880                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       255744                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       249600                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       251392                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       249600                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          1040896                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       482304                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        482304                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          999                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          975                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          982                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          975                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              4066                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         1884                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             1884                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       144987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      3017535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        57391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      2945042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        84576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      2966186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        96658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      2945042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        24164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            12281580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       144987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        57391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        84576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        96658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        24164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         407775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       5690727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            5690727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       5690727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       144987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      3017535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        57391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      2945042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        84576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      2966186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        96658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      2945042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        24164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           17972307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      4066                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     1884                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   32528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  15072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              1040416                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                482560                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               1040896                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             482304                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs          149                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            4216                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            4016                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3936                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3928                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            4080                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            4048                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            4225                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            4064                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            1960                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            1880                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            1840                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            1887                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            1848                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            1864                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            2008                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            1793                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 86248661000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               32528                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              15072                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  4052                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  4053                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  4053                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  4053                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  4053                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  4053                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  4053                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  4054                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                    11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  623                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  625                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  626                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  627                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  627                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  627                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  629                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  635                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  636                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  635                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  634                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  633                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  633                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  633                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  630                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  623                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         6639                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   229.398403                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   204.838407                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    66.902610                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          616      9.28%      9.28% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           43      0.65%      9.93% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           26      0.39%     10.32% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           12      0.18%     10.50% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           30      0.45%     10.95% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           39      0.59%     11.54% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          603      9.08%     20.62% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5270     79.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         6639                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          623                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    52.136437                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    29.949513                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-7             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-15            4      0.64%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-23           28      4.49%      5.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-31           99     15.89%     21.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-39           80     12.84%     34.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-47           91     14.61%     48.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-55           77     12.36%     61.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-63           50      8.03%     69.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-71           50      8.03%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-79           37      5.94%     82.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-87           25      4.01%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-95           17      2.73%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-103           17      2.73%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-111           10      1.61%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::112-119            5      0.80%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::120-127           16      2.57%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-135            2      0.32%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::136-143            6      0.96%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::144-151            2      0.32%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::152-159            1      0.16%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::160-167            3      0.48%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::168-175            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-263            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          623                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          623                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.205457                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.168397                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.490431                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            607     97.43%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             13      2.09%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::40              2      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          623                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  917755286                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1468850636                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                104041600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28227.33                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45177.33                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      12.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       5.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   12.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    5.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  28406                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 12548                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 14495573.28                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  76659192981                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     646384557                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          3805401.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1               3764880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          3891283.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          3985027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          2567136.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               2539800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               2625072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               2688312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         14310067.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         13781913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         14310067.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         14573644.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        6817996.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        6645473.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        6854492.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        6954439.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      4712916882.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      4713862772.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2        4715437176                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      4717753528.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      51896557344.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       51895727616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       51894346560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       51892314672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        72724805369.279999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        72724152996.480011                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2         72725295192                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        72726100165.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.876748                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.876050                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.877273                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.878135                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       247040                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       242432                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       251904                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       262656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          1036544                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        29184                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       484352                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        484352                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          965                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          947                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          984                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         1026                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              4049                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         1892                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             1892                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst       141966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      2914836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker        12082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        42288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      2860466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        63432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      2972227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        78534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      3099090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        18123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        12082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            12230230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       141966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        42288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        63432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        78534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        18123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         344343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       5714892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            5714892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       5714892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       141966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      2914836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker        12082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        42288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      2860466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        63432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      2972227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        78534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      3099090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        18123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        12082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           17945122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      4049                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     1892                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   32392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  15136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              1035328                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  1216                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                484000                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               1036544                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             484352                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                   38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs          223                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            4000                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            4000                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3928                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            4072                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            4032                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            4000                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            4136                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            4186                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            1863                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            1880                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            1838                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            1856                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            1816                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            1880                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            2048                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            1944                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 86220248000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               32392                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              15136                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  4031                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  4029                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  4029                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  4029                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  4029                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  4030                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  4030                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  4030                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  627                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  628                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  628                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  628                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  628                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  630                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  638                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  639                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  639                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  639                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  639                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  638                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  638                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  635                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         6640                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   228.814458                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   203.677065                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    67.624094                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          639      9.62%      9.62% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           37      0.56%     10.18% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           21      0.32%     10.50% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           17      0.26%     10.75% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           23      0.35%     11.10% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           45      0.68%     11.78% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          614      9.25%     21.02% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5244     78.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         6640                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          627                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    51.473684                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    44.686776                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    28.256818                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-11            4      0.64%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-19           32      5.10%      5.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-27           97     15.47%     21.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-35           82     13.08%     34.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-43           86     13.72%     48.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-51           79     12.60%     60.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-59           55      8.77%     69.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-67           54      8.61%     77.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-75           29      4.63%     82.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-83           29      4.63%     87.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-91           27      4.31%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-99           10      1.59%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-107           14      2.23%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-115            5      0.80%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::120-123            9      1.44%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-131            6      0.96%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::136-139            2      0.32%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::144-147            1      0.16%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::152-155            2      0.32%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::160-163            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::176-179            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          627                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          627                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.122807                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.094407                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.243221                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              2      0.32%      0.64% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.16%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.16%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            608     96.97%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             13      2.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          627                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  935320968                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1483721268                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                103532800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28908.97                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              45858.97                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      12.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       5.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   12.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    5.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  28264                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 12575                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.08                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 14512750.04                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  76650192972                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     655384566                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          3746131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          3778790.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2               3819312                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          3924547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               2527152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               2549184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               2576520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               2647512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             13897728                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         13982092.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         14069452.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         14362483.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0             6718464                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        6684456.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        6778183.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        6937436.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      4712757482.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      4713653030.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      4714611888.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      4716079151.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       51896697168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       51895911600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       51895070496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      51893783424.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        72724174667.520004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1         72724389696                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        72724756394.880005                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        72725565095.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.876073                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.876303                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.876696                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.877562                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       262400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       246784                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       250112                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       249600                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          1039104                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       487680                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        487680                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         1025                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          964                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          977                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          975                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              4059                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         1905                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             1905                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       129884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      3096070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        81555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      2911816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        54370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      2951083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        60411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      2945042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        27185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            12260436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       129884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        81555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        54370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        60411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        27185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         353405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       5754159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            5754159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       5754159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       129884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      3096070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        81555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      2911816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        54370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      2951083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        60411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      2945042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        27185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           18014595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      4059                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     1905                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   32472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  15240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              1038656                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   448                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                487168                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               1039104                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             487680                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs          205                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3992                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3984                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            4112                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            4096                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            4056                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            4290                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3952                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            1887                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            1849                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            1872                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            1872                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            1896                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            1904                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            2112                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            1832                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 86248291000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               32472                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              15240                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  4042                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  4041                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  4042                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  4044                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  4045                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  4045                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  4045                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  4045                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                    15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   11                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  630                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  630                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  630                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  630                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  630                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  630                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  630                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  630                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  633                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  634                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  634                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  634                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  634                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  634                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  636                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  642                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  641                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  640                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  640                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  640                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  640                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  640                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  638                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  632                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         6647                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   229.550775                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   204.802087                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    66.929060                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          632      9.51%      9.51% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           24      0.36%      9.87% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           23      0.35%     10.22% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           16      0.24%     10.46% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           25      0.38%     10.83% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           27      0.41%     11.24% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          618      9.30%     20.54% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5282     79.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         6647                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          632                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    51.306962                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    28.232296                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-11            5      0.79%      0.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-19           25      3.96%      4.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-27          112     17.72%     22.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-35           85     13.45%     36.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-43           73     11.55%     47.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-51           75     11.87%     59.49% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-59           67     10.60%     70.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-67           40      6.33%     76.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-75           38      6.01%     82.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-83           35      5.54%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-91           23      3.64%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-99           16      2.53%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::104-107            5      0.79%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-115           11      1.74%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::120-123            5      0.79%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-131            4      0.63%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-139            5      0.79%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::144-147            2      0.32%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::152-155            2      0.32%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::160-163            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-195            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          632                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          632                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.088608                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.063137                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.144849                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              3      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            619     97.94%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             10      1.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          632                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  955750955                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1505914055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                103865600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29445.77                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46395.77                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      12.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       5.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   12.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    5.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.27                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  28361                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 12674                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 14461484.07                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  76668314965                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     637262573                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          3773347.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          3894307.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          3897331.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          4004380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               2545512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               2627112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               2629152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               2701368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         14201740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         14617574.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         14453337.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         14545190.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        6775280.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6794772.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        6934118.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        7043604.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      4712125740.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      4714278315.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      4713494068.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      4717060225.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       51897251328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      51895363104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       51896051040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       51892922832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        72724503490.559998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        72725405727.360016                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        72725289589.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        72726108143.039993                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.876425                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.877391                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.877267                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.878143                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       245504                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       254720                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       246016                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       253952                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          1032448                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        29184                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       480000                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        480000                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          959                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          995                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          961                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          992                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              4033                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         1875                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             1875                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst        96658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      2896713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        60411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      3005453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker        12082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        63432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      2902754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        99678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      2996391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        24164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            12181901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        96658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        60411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        63432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        99678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        24164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         344343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       5663542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            5663542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       5663542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        96658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      2896713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        60411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      3005453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker        12082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        63432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      2902754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        99678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      2996391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        24164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           17845443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      4033                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     1875                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   32264                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  15000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              1032224                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                480256                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               1032448                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             480000                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          372                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3888                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3992                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            4016                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            4096                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3992                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            4008                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3960                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            4305                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            1840                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            1832                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            1840                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            1888                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            1879                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1880                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            1872                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1977                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 86232053000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               32264                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              15000                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  4018                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  4020                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  4020                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  4021                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  4021                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  4021                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  4021                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  4021                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    13                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  621                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  621                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  625                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  630                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  631                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  631                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  631                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  631                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  631                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  630                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  628                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         6590                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   229.511381                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   204.757638                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    66.966047                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          623      9.45%      9.45% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           35      0.53%      9.98% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           20      0.30%     10.29% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            9      0.14%     10.42% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           20      0.30%     10.73% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           36      0.55%     11.27% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          616      9.35%     20.62% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5231     79.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         6590                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          624                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    51.681090                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    29.450874                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-11            6      0.96%      1.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-19           33      5.29%      6.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-27           99     15.87%     22.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-35           94     15.06%     37.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-43           67     10.74%     48.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-51           71     11.38%     59.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-59           50      8.01%     67.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-67           48      7.69%     75.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-75           44      7.05%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-83           34      5.45%     87.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-91           24      3.85%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-99           11      1.76%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-107           11      1.76%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-115            4      0.64%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::120-123           12      1.92%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-131            6      0.96%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-139            2      0.32%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::144-147            3      0.48%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::184-187            3      0.48%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::216-219            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          624                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          624                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.051282                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.028324                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.076794                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.16%      0.64% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.16%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.16%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            610     97.76%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              8      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          624                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  911166562                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1457922712                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                103222400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   28247.10                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              45197.10                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      12.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       5.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   12.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    5.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  28177                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 12498                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 14595811.27                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  76659122915                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     646454623                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          3777580.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          3765484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          3881001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          3918499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               2548368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               2540208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2          2618136.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               2643432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         14093913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         14141337.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         14273126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         14338521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        6774865.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6681968.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        6924165.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        6944486.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      4714058833.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      4713644165.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      4716560413.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      4717150185.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       51895555632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       51895919376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      51893361264.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       51892843920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        72724639735.679993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        72724523082.240005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        72725448648.000015                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        72725669586.240005                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.876571                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.876446                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.877437                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.877674                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       242944                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       252672                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       248064                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       254208                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          1030912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       479744                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        479744                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          949                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          987                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          969                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          993                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              4027                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         1874                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             1874                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.inst       135925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      2866507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        54370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      2981289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        60411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      2926919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        18123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        78534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      2999412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        30206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            12163778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       135925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        54370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        60411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        78534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        30206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         359446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       5660522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            5660522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       5660522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       135925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      2866507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        54370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      2981289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        60411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      2926919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        18123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        78534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      2999412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        30206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           17824300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      4027                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     1874                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   32216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  14992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              1030176                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                479488                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               1030912                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             479744                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       298165                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3984                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3968                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            4088                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            4080                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            4008                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            4000                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            4129                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3936                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            1848                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            1865                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            1840                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            1896                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            1832                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            1880                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            1991                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            1832                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 84752380000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               32216                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              14992                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  4008                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  4010                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  4010                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  4011                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  4011                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  4011                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  4011                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  4011                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    14                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   14                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  621                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  623                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  632                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  632                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  632                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  632                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  632                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  632                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  632                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  629                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  620                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         6574                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   229.646486                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   204.993520                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    66.826162                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          620      9.43%      9.43% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           29      0.44%      9.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           19      0.29%     10.16% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           19      0.29%     10.45% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           20      0.30%     10.75% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           36      0.55%     11.30% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          597      9.08%     20.38% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5234     79.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         6574                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          620                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    51.769355                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    44.721299                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    28.899246                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-11            3      0.48%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-19           31      5.00%      5.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-27          108     17.42%     22.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-35           88     14.19%     37.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-43           68     10.97%     48.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-51           63     10.16%     58.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-59           61      9.84%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-67           46      7.42%     75.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-75           43      6.94%     82.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-83           18      2.90%     85.32% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-91           33      5.32%     90.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-99           21      3.39%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104-107            9      1.45%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::112-115            7      1.13%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::120-123            9      1.45%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-131            5      0.81%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::136-139            1      0.16%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::144-147            2      0.32%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::168-171            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::184-187            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::224-227            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          620                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          620                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.167742                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.145207                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.147136                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            607     97.90%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             13      2.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          620                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  918039626                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1463710976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                103017600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   28516.75                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              45466.75                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      12.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       5.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   12.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    5.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.80                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  28126                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 12478                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 14362375.87                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  76675372087                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     630083813                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          3768508.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          3835641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2               3843504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3               3931200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               2542248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1          2587536.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               2592840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               2652000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         14085926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         14385446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         14106393.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         14250163.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        6788551.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6738370.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        6794772.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        6950707.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      4712868838.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      4714454185.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      4714850796.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      4716544654.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       51896599488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       51895208832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       51894860928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       51893375088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        72724484102.399994                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        72725040553.919998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2         72724879776                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        72725534353.919998                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.876404                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.877000                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.876828                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.877529                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       244224                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       249344                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       250112                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       253696                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          1027072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       476160                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        476160                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          954                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          974                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          977                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          991                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              4012                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         1860                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             1860                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       114781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      2881610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        39267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      2942021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        84576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      2951083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        69473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      2993371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            12118470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       114781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        39267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        84576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        69473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         6041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         314138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       5618234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            5618234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       5618234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       114781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      2881610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        39267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      2942021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        84576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      2951083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        69473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      2993371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           17736703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      4012                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     1860                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   32096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  14880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              1026816                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                476160                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               1027072                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             476160                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          156                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            4080                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            4040                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3912                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            4016                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            4032                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3920                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3976                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            4112                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            1936                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            1848                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            1840                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            1865                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            1848                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            1832                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            1911                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1800                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 86243916000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               32096                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              14880                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  4001                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  4003                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  4003                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  4003                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  4004                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  4005                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  4005                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  4005                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  614                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  614                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  614                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  614                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  614                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  614                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  614                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  614                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  615                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  615                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  615                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  615                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  615                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  615                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  618                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  630                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  630                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  630                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  630                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  630                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  630                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  630                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  627                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  615                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         6550                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   229.461985                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   204.574270                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    67.106960                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          624      9.53%      9.53% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           36      0.55%     10.08% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           16      0.24%     10.32% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            6      0.09%     10.41% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           18      0.27%     10.69% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           43      0.66%     11.34% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          604      9.22%     20.56% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5203     79.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         6550                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          615                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    52.123577                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    29.074055                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-11            4      0.65%      0.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-19           34      5.53%      6.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-27           97     15.77%     22.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-35           88     14.31%     36.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-43           76     12.36%     48.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-51           55      8.94%     57.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-59           60      9.76%     67.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-67           45      7.32%     74.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-75           33      5.37%     80.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-83           35      5.69%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-91           27      4.39%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-99           19      3.09%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-107           11      1.79%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::112-115            7      1.14%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::120-123            6      0.98%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-131            9      1.46%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::136-139            1      0.16%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::144-147            3      0.49%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::152-155            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::160-163            1      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::176-179            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          615                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          615                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.195122                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.164363                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.316758                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            598     97.24%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             16      2.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          615                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  894505604                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1438397204                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                102681600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   27876.64                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              44826.64                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      12.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       5.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   12.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    5.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  28030                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 12388                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 14687315.40                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  76683182946                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     622394592                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          3778185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          3738873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          3803587.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          3942086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          2548776.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          2522256.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               2565912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               2659344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         14189260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1             13830336                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         13889740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3             14309568                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        6784819.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        6632616.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        6748323.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        6960660.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      4711899911.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      4713063367.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      4715021960.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      4716656173.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      51897449424.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       51896428848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      51894710784.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      51893277264.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        72724480918.080017                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        72724046839.679993                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        72724570849.920013                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        72725635637.760010                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.876401                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.875936                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.876497                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.877637                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       254976                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       241408                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       245504                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       258304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          1031680                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       477184                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        477184                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          996                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          943                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          959                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         1009                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              4030                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         1864                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             1864                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       117802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      3008474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        27185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      2848384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        54370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      2896713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        21144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        96658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      3047741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        33226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            12172840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       117802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        27185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        54370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        96658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        33226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         329241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       5630316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            5630316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       5630316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       117802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      3008474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        27185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      2848384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        54370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      2896713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        21144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        96658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      3047741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        33226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           17803156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      4030                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     1864                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   32240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  14912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              1031680                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                477440                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               1031680                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             477184                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          439                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3888                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            4024                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3960                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3992                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3976                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            4056                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3984                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            4360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            1855                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            1864                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            1808                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            1864                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            1849                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            1880                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            1848                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            1952                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 84747422000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               32240                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              14912                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  4021                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  4023                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  4023                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  4024                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  4024                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  4025                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  4025                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  4025                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  617                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  621                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  624                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  623                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  617                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         6562                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   229.978665                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   205.488425                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    66.514766                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          614      9.36%      9.36% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           30      0.46%      9.81% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           19      0.29%     10.10% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            9      0.14%     10.24% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           18      0.27%     10.52% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           33      0.50%     11.02% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          607      9.25%     20.27% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5232     79.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         6562                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    52.064725                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    45.141848                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    28.753392                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-11            3      0.49%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-19           33      5.34%      5.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-27           93     15.05%     20.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-35           82     13.27%     34.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-43           87     14.08%     48.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-51           63     10.19%     58.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-59           54      8.74%     67.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-67           56      9.06%     76.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-75           38      6.15%     82.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-83           36      5.83%     88.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-91           24      3.88%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-99           11      1.78%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-107            6      0.97%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::112-115            7      1.13%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::120-123            7      1.13%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-131            5      0.81%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-139            3      0.49%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::144-147            4      0.65%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::152-155            2      0.32%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::160-163            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::176-179            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          618                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.142395                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.110124                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.311629                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.16%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.16%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            600     97.09%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             14      2.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          618                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  903231812                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1449699812                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                103168000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   28015.88                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              44965.88                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      12.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       5.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   12.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    5.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.86                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  28174                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 12424                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 14378592.13                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  86.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  76661242209                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     643548460                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          3782419.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          3760646.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2               3879792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3               3955392                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               2551632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               2536944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               2617320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               2668320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         14094412.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         14110886.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         14281113.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         14566156.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        6791454.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        6608977.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        6944486.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        7003791.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      4713845042.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      4713576586.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      4716250917.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      4717031716.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       51895743168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       51895978656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       51893632752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       51892947840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        72724638671.039993                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        72724403238.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        72725436922.559998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        72726003758.400009                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.876570                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.876318                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.877424                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.878031                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       256512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       243968                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       253952                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       254464                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          1043968                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       483584                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        483584                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         1002                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          953                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          992                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          994                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              4078                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         1889                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             1889                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       120822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      3026597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        84576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      2878590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        75514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      2996391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        90617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      3002432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        18123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        24164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            12317826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       120822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        84576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        75514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        90617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        18123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         389652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       5705830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            5705830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       5705830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       120822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      3026597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        84576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      2878590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        75514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      2996391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        90617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      3002432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        18123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        24164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           18023656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      4078                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     1889                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   32624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  15112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              1043136                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   832                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                483584                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               1043968                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             483584                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                   26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           68                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            4232                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            4024                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            4086                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3976                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            4024                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            4024                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            4152                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            4080                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            1952                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            1833                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            1856                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            1864                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            1904                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            1848                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            2040                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            1815                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 86206025000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               32624                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              15112                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  4055                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  4057                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  4057                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  4058                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  4058                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  4059                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  4059                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  4060                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  627                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  627                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  628                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  628                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  628                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  628                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  631                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  636                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  635                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  635                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  634                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  634                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  634                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  634                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  631                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  626                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         6649                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   229.616484                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   204.858227                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    66.936454                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          628      9.45%      9.45% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           39      0.59%     10.03% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           17      0.26%     10.29% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            4      0.06%     10.35% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           17      0.26%     10.60% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           45      0.68%     11.28% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          610      9.17%     20.45% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5289     79.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         6649                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          626                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    51.945687                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    28.728415                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-11            4      0.64%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-19           25      3.99%      4.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-27          100     15.97%     20.77% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-35           94     15.02%     35.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-43           77     12.30%     48.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-51           84     13.42%     61.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-59           46      7.35%     68.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::60-63            1      0.16%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-67           46      7.35%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-75           32      5.11%     81.47% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-83           29      4.63%     86.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-91           22      3.51%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-99           13      2.08%     91.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-107           17      2.72%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-115           13      2.08%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::120-123           10      1.60%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-131            3      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-139            2      0.32%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::144-147            2      0.32%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::152-155            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::160-163            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::168-171            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::176-179            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          626                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          626                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.140575                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.117025                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.146563                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            611     97.60%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.16%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             12      1.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          626                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  930274596                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1482810696                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                104313600                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   28537.78                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              45487.78                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      12.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       5.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   12.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    5.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  28483                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 12578                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 14447130.05                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  76661909387                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     643668151                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          3899145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          3807820.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          3833827.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          3971116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          2630376.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               2568768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               2586312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               2678928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         14642534.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         14192755.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         14053478.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         14537702.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        6904673.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        6701875.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        6837903.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        7013744.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      4714328767.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      4714628469.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      4714679194.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      4716724682.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       51895318848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       51895055952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       51895011456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       51893217168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        72725554886.399994                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        72724786181.760010                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        72724832712.959991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        72725973884.160004                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.877551                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.876728                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.876777                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.877999                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       253952                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       237056                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       257024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       251136                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          1028352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        28672                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       476160                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        476160                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          992                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          926                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         1004                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          981                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              4017                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         1860                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             1860                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       126863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      2996391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       111761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      2797035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        30206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      3032638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        42288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      2963165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        27185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            12133573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       126863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       111761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        30206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        42288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        27185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         338302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       5618234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            5618234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       5618234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       126863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      2996391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       111761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      2797035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        30206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      3032638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        42288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      2963165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        27185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           17751806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      4017                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     1860                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   32136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  14880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              1028352                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                475904                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               1028352                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             476160                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs           23                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3984                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3968                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3968                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            4120                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            4048                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            4016                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            4128                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3904                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            1815                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            1872                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            1832                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            1856                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            1888                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            1880                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            1889                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            1840                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 86244692000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               32136                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              14880                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  4009                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  4010                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  4012                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  4013                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  4013                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  4013                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  4014                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  4015                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  618                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  618                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  625                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  625                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  625                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  625                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  624                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  624                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  624                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  621                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         6542                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   229.938245                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   205.737703                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    66.319347                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          599      9.16%      9.16% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           32      0.49%      9.65% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           30      0.46%     10.10% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           12      0.18%     10.29% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           31      0.47%     10.76% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           29      0.44%     11.20% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          594      9.08%     20.28% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5215     79.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         6542                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          617                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    52.084279                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    45.048819                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    29.647595                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-11            1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-19           24      3.89%      4.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-27          114     18.48%     22.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-35           86     13.94%     36.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-43           73     11.83%     48.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-51           81     13.13%     61.43% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-59           58      9.40%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-67           34      5.51%     76.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-75           27      4.38%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-83           29      4.70%     85.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-91           19      3.08%     88.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::96-99           22      3.57%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::104-107           16      2.59%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-115            9      1.46%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::120-123            9      1.46%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-131            6      0.97%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-139            2      0.32%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::144-147            3      0.49%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::168-171            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::184-187            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-195            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::208-211            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          617                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          617                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.103728                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.081989                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.089622                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.16%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            604     97.89%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             10      1.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          617                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  943467724                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1488172924                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                102835200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29358.59                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46308.59                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      12.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       5.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   12.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    5.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  28070                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 12396                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 14674951.85                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  76675202577                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     630374961                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          3788467.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          3836246.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          3880396.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          3995308.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               2555712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               2587944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               2617728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               2695248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         14205734.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         14368972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             14289600                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         14618073.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        6774865.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        6764912.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        6874398.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        7030748.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      4711750032.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      4713112670.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      4715223056.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      4717137107.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       51897580896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       51896385600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      51894534384.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       51892855392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        72724486249.919998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        72724886887.680008                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        72725250105.600006                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        72726162419.519989                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.876406                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.876835                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.877224                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.878201                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       246528                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       260608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       248320                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       248320                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          1030144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       478464                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        478464                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          963                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         1018                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          970                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          970                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              4024                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         1869                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             1869                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       114781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      2908795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        27185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      3074926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         6041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        51349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      2929939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker         9062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        60411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      2929939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        12082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        18123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            12154716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       114781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        27185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        51349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        60411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        12082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         265809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       5645419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            5645419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       5645419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       114781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      2908795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        27185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      3074926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         6041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        51349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      2929939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker         9062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        60411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      2929939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        12082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        18123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           17800135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      4024                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     1869                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   32192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  14952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              1029632                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                478208                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               1030144                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             478464                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs          118                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            4048                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3992                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3920                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            4016                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3968                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3968                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            4008                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            4256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            1928                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            1864                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            1824                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            1879                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            1849                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            1872                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            1888                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            1840                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 86241665000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               32192                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              14952                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  4013                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  4013                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  4013                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  4014                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  4014                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  4015                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  4016                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  4017                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  622                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  627                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  626                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  626                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  626                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  626                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  626                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  624                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         6568                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   229.573691                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   204.789732                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    66.946913                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          624      9.50%      9.50% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           30      0.46%      9.96% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           22      0.33%     10.29% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            5      0.08%     10.37% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           21      0.32%     10.69% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           32      0.49%     11.18% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          619      9.42%     20.60% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5215     79.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         6568                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          619                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    51.915994                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    44.598504                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    29.958645                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-11            2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-19           33      5.33%      5.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-27          109     17.61%     23.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-35           89     14.38%     37.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-43           71     11.47%     49.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-51           63     10.18%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-59           59      9.53%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-67           45      7.27%     76.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-75           38      6.14%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-83           25      4.04%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-91           22      3.55%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-99           16      2.58%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::104-107           11      1.78%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::112-115           10      1.62%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::120-123           10      1.62%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-131            5      0.81%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-139            1      0.16%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::144-147            1      0.16%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::152-155            3      0.48%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::160-163            3      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::176-179            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::200-203            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          619                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          619                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.142165                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.118419                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.151536                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            606     97.90%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             12      1.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          619                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  903312176                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1448695376                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                102963200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   28074.10                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              45024.10                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      12.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       5.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   12.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    5.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.18                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  28100                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 12452                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.33                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 14634594.43                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  76655789515                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    7446999600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     649788023                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0               3840480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          3750364.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          3812659.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          3954787.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               2590800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               2530008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               2572032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               2667912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         14448844.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         14061964.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         14014041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         14454835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0             6801408                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1             6718464                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        6798504.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        6934118.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      16087830541.440001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      4713904742.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      4712729466.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      4715347271.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      4718819255.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       51895690800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      51896721744.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      51894425424.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      51891379824.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        72725107616.639999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        72724342553.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        72724800474.240005                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        72726041273.280014                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.877072                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.876253                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.876743                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.878072                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               39625                       # Transaction distribution
system.membus.trans_dist::ReadResp              39625                       # Transaction distribution
system.membus.trans_dist::WriteReq                101                       # Transaction distribution
system.membus.trans_dist::WriteResp               101                       # Transaction distribution
system.membus.trans_dist::Writeback             30004                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           373313                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1147171                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          301384                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           97                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25274                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25055                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1981228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1981750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1981750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     24197889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24198933                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24198933                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     19812500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    651317000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       101000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        50500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    495066000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    186737338                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    574376912                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    150692000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        50494                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     12637000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    413407500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          246                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          358                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           20                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            5                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          721                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           65                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          582                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         1353                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          120                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          201                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       958496                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      3031990                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        15000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      2507949                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq       193000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq      3908999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     10655000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq       470000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      1617000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1754                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         1917                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             8038444                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           15318990                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          1219416                       # Total snoops (count)
system.membus.snoop_fanout::samples           1615323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1615323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1615323                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              180500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 261                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           678018500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              395908                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         1215467000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer3.succeeded             366165                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              39464                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             39464                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            30004                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq            3543                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        297841                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         301384                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            25055                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           25055                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2608                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2475                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2604                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2617                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         2439                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2505                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2601                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2496                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       151919                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         2533                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         2547                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2533                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2670                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2719                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2654                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2563                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       190485                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2611                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2474                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2681                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2623                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         2582                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2677                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2611                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2573                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       151297                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         2622                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         2614                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2542                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2699                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2671                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2546                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2643                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       190466                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2660                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2465                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2561                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         2616                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2561                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2685                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2552                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       151408                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         2603                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         2500                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2487                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2677                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2716                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2542                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2691                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       190418                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2626                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2526                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2587                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2643                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         2528                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2583                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2417                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2560                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       151634                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         2678                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         2535                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2591                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2756                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2579                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2628                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2572                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       190443                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                761812                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       375040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       377344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       382720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       374272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       361984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       368128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       382464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       372736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       374272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       369664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       368384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       376832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       381696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       384768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       381440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       374784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      6006529                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       384512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       373760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       391680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       370944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       382208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       387328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       381440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       384256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       379648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       386048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       387072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       379136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       375296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       376576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       369920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       375040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6084864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       381952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       374016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       372736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       386816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       385280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       375040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       395264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       384256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       376064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       375552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       370688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       371968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       365312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       387072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       376576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       387072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      6065664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       382208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       379392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       379648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       378112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       374272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       374528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       364032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       386304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       380672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       389632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       377088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       380672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       386560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       364032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       377856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       365824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      6040832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               24197889                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     55231200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    388912253                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    282032400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq      4959400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    416975000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    421640218                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     35070600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    247608527                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           46                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           13                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            6                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           16                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        56400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp         9080                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         5200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         4400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        12798                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        16400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                           83                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           3                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime              83200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             21878                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           23838400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               6200                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           23140000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               5900                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           23875400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               6169                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           23731400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               6227                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           23323200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               6014                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           23514600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               6099                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           23609000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               6099                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           23557400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               6035                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          440673200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.5                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             304066                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           23762000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded               6164                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          23318400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              6028                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          23367000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              6011                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          23777800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6333                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          23788400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              6280                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          23543800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6121                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          23448600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6161                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         263416854                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             91508                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         265841440                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             91489                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         264741939                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             91441                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         264162265                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             91466                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        39464                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        39464                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        30004                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq         3543                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       297841                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       301384                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        25055                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        25055                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       190485                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       190466                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       190418                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       190443                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       761812                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      6006529                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6084864                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      6065664                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      6040832                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     24197889                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     31571200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    157856000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    120016000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq      2834400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    238272800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    241107200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     20044000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp    100220000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          131                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          249                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           99                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       382100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       459400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       226800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   479                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      1068300                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    103082500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        98977                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    103143200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        98977                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    103296800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        98977                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    103216800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        98977                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy    499184000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       365904                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2010462                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2010420                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           42                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               101                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              101                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            52457                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          372860                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1147278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1520138                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         7061                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         7061                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35738                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        30848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1000892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        12857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        31180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1014821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        12853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        31256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       998837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           58                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        12962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        31370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1001522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           58                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        12936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           41                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           40                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           44                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4194411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3948544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     14403556                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        21456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3991040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     16815048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        21496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4000768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     14114524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side          116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        21728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4015360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14778844                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side          116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        21596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          548                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       147200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        64325                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               76370197                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1013431851                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp   6909210579                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       101499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        53491                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1705136369                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    186513831                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    579745881                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    150584865                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq      3719325                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     17956325                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp   1101138986                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        58218                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5714                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           34                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1886                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         9666                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq        23281                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           16                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          255                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          896                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          556                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    828984497                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     68841909                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      1642989                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     29663185                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    137931500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq    322300392                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       210000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq     38030500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     12928999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      9758498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       103833                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        6286                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                24500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1371482062                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          78810407                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         3005046                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3625695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3625695    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3625695                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3511181581                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3625957                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         501421072                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             15424                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       16105014916                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            19.0                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            869347                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           7521432                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              7493                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         506768697                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             15590                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       16249738617                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            19.2                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            873937                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           7498955                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              7479                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        508077541                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            15628                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      16074504456                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           19.0                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           868398                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            29000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               29                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          7558440                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             7530                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        509910576                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            15685                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      16077047526                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           19.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           868343                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            29000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               29                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          7557957                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             7537                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy            65000                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           497993                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded               28                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy           433495                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded               28                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy            65000                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           563493                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               30                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         18689492                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              575                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          9827497                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              378                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         8474    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         8474                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         8474    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         8474                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         8474                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         8474    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         8474                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         8474                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         8474    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         8474                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         8474                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             8474    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         8474                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         8474                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            8474    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         8474                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     64697                       # number of replacements
system.l2.tags.tagsinuse                  8056.137551                       # Cycle average of tags in use
system.l2.tags.total_refs                      177646                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     64697                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.745815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3381.340894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     3.279733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker     0.183136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst   100.485649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1086.437160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.609460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    63.266890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1066.470404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.222152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    75.672251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1078.584153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     4.926327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    49.377658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1060.108702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     0.630528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data     0.268996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     0.249438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     1.038362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data     0.620223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     1.382385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    54.205609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    22.777439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.412761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.012266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.132622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.007723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.130184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.009237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.131663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.006028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.129408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.006617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.002780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983415                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          826                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002075                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.982056                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5064693                       # Number of tag accesses
system.l2.tags.data_accesses                  5064693                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         5330                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        14563                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        21834                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         5349                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        15087                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        27994                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         5399                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           29                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        15007                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        22069                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         5360                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           29                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        15067                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        22279                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            3                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          455                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          111                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  175983                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52457                       # number of Writeback hits
system.l2.Writeback_hits::total                 52457                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           94                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  248                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                107                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data         2436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data         1905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data         1547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data         2223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8125                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         5330                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         14563                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         24270                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         5349                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         15087                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         29899                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         5399                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           29                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         15007                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         23616                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         5360                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           29                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         15067                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         24502                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             3                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst             3                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           455                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           125                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184108                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         5330                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        14563                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        24270                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         5349                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        15087                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        29899                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         5399                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           29                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        15007                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        23616                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         5360                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           29                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        15067                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        24502                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst            2                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            3                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst            3                       # number of overall hits
system.l2.overall_hits::system.cpu5.data            2                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst            2                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          455                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          125                       # number of overall hits
system.l2.overall_hits::total                  184108                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           34                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          861                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        13722                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          503                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        13269                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           33                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          621                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        13554                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           39                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          618                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        13856                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          120                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           34                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 57290                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data          640                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          856                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data          583                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data          748                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2842                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data        74506                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data        74203                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data        74542                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data        74589                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           297841                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         6416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         6332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         6516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         6486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25756                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           34                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          861                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        20138                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          503                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        19601                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           33                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          621                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        20070                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           39                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          618                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        20342                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          120                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           40                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83046                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           34                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          861                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        20138                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          503                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        19601                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           33                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          621                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        20070                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           39                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          618                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        20342                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          120                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           40                       # number of overall misses
system.l2.overall_misses::total                 83046                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      3811000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    108448500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   1350317405                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      2949000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     62407000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   1312649892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      3137000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     76695000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   1327808896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      4653500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     76935500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   1343342883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     15807500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      4699500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5693786576                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      7305000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      6590500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      7519000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      8610000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data        66000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     30156000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      1826500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2295000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      1633500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      1766000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7521000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    807849997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    800351498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    815904497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    814548499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       780500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3239434991                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      3811000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    108448500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   2158167402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      2949000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     62407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   2113001390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      3137000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     76695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   2143713393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      4653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     76935500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   2157891382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     15807500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      5480000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8933221567                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      3811000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    108448500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   2158167402                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      2949000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     62407000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   2113001390                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      3137000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     76695000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   2143713393                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      4653500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     76935500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   2157891382                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     15807500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      5480000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8933221567                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         5364                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        15424                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        35556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         5374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        15590                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        41263                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         5432                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        15628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        35623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         5399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        15685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        36135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          145                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              233273                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52457                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52457                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data          689                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          925                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data          677                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data          783                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3090                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data        74536                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data        74226                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data        74573                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data        74612                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         297948                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         8852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         8237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         8063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         8709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33881                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         5364                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        15424                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        44408                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         5374                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        15590                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        49500                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         5432                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        15628                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        43686                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         5399                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        15685                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        44844                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          575                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          165                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               267154                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         5364                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        15424                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        44408                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         5374                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        15590                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        49500                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         5432                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        15628                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        43686                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         5399                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        15685                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        44844                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          575                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          165                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              267154                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.006339                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.055822                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.385926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.004652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.032264                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.321571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.006075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.039736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.380485                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.007224                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.039401                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.383451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.208696                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.234483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.245592                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.928882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.925405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.861152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.955300                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.919741                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.999598                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.999690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.999584                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.999692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999641                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.724808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.768726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.808136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.744747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.300000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.760190                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.006339                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.055822                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.453477                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.004652                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.032264                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.395980                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.006075                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.039736                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.459415                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.007224                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.039401                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.453617                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.208696                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.242424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.310854                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.006339                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.055822                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.453477                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.004652                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.032264                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.395980                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.006075                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.039736                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.459415                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.007224                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.039401                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.453617                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.208696                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.242424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.310854                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 112088.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 125956.445993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 98405.291138                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       117960                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 124069.582505                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 98926.060140                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 95060.606061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 123502.415459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 97964.357090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 119320.512821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 124491.100324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 96950.265805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 131729.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 138220.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 99385.347809                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 11414.062500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  7699.182243                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data 12897.084048                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data 11510.695187                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data        66000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  5038.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10610.837438                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data    24.514804                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data    30.928669                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data    21.913820                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data    23.676413                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    25.251728                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 125911.782575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 126397.899242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 125215.545887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 125585.645853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 130083.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125773.994060                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 112088.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 125956.445993                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 107168.904658                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       117960                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 124069.582505                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 107800.693332                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 95060.606061                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 123502.415459                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 106811.828251                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 119320.512821                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 124491.100324                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 106080.590994                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 131729.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data       137000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107569.558642                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 112088.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 125956.445993                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 107168.904658                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       117960                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 124069.582505                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 107800.693332                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 95060.606061                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 123502.415459                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 106811.828251                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 119320.512821                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 124491.100324                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 106080.590994                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 131729.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data       137000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107569.558642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                30004                       # number of writebacks
system.l2.writebacks::total                     30004                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          240                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data         4201                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          152                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data         4010                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          297                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data         4229                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          252                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data         4402                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              17826                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data         4201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          152                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data         4010                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data         4229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data         4402                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17826                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data         4201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          152                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data         4010                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data         4229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data         4402                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17826                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          621                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         9521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         9259                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         9325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          366                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         9454                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39464                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data          640                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          856                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data          583                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data          748                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2842                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data        74506                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data        74203                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data        74542                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data        74589                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       297841                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         6416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         6332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         6516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         6486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25756                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        15937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        15591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        15841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        15940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             65220                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        15937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        15591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        15841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        15940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            65220                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      2704000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     74027000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   1135503918                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      2156500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     42029000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   1104400408                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1712500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     38610500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   1111631412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      3876500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     44330000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   1121924897                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     14487500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      4325500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4701832635                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data     34856999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data     46647999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data     31744500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data     40651995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data        55000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data        54500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       705000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    154715993                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data   4033642091                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data   4017300652                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   4035456695                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data   4038347532                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  16124800970                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    737273997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    730699498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    744228497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    743202499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       714500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2956118991                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      2704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     74027000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   1872777915                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      2156500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     42029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   1835099906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     38610500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   1855859909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      3876500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     44330000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   1865127396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     14487500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      5040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7657951626                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      2704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     74027000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   1872777915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      2156500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     42029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   1835099906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     38610500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   1855859909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      3876500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     44330000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   1865127396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     14487500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      5040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7657951626                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       783998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       684000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       666499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       654999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       100500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       100499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       100000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       224500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      3314995                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       380000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       333999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       461000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       460000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       175000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2049999                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      1163998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      1017999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      1127499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      1114999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       180500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       180499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       180000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       399500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      5364994                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.003915                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.040262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.267775                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.003349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.022514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.224390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.002761                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.020732                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.261769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.006297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.023334                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.261630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.208696                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.234483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.169175                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.928882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.925405                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.861152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.955300                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.919741                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.999598                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.999690                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.999584                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.999692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999641                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.724808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.768726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.808136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.744747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.300000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.760190                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.003915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.040262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.358877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.003349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.022514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.314970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.002761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.020732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.362610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.006297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.023334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.355454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.208696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.242424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.244129                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.003915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.040262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.358877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.003349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.022514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.314970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.002761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.020732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.362610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.006297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.023334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.355454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.208696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.242424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.244129                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 128761.904762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119206.119163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119263.094003                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 119805.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 119740.740741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119278.583864                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 114166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119168.209877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119209.802895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 114014.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 121120.218579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118671.979797                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120729.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 127220.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119142.323003                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54464.060937                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54495.325935                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54450.257290                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54347.586898                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        55000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54230.769231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54439.124912                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54138.486712                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54139.329299                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54136.683950                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54141.328239                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54138.956591                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 114911.782575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 115397.899242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 114215.545887                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 114585.645853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 119083.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114773.994060                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 128761.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119206.119163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 117511.320512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 119805.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 119740.740741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 117702.514656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 114166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119168.209877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 117155.476864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 114014.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 121120.218579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 117009.246926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120729.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data       126000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117417.228243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 128761.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119206.119163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 117511.320512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 119805.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 119740.740741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 117702.514656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 114166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119168.209877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 117155.476864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 114014.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 121120.218579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 117009.246926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120729.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data       126000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117417.228243                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1754                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        15994                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        15994    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         15994                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         7470                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.965863                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.810035                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     2.950393                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         7469     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         7470                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     48260561.718197                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    50416977.361266                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07         6421     75.77%     75.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08         1538     18.15%     93.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          401      4.73%     98.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08           85      1.00%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08           15      0.18%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08            2      0.02%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08            6      0.07%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            1      0.01%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            3      0.04%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        48310768.936156      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   4094464                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         8474                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    22500448.430493                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   34174849.554351                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-6.71089e+07         7733     91.26%     91.26% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.34218e+08          648      7.65%     98.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-2.01327e+08           72      0.85%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.68435e+08           13      0.15%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.35544e+08            4      0.05%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-4.02653e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.69762e+08            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-6.0398e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.71089e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+08-7.38198e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           8474                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       22560542.822189      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                1912065                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           15994                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99591.384269                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98322.957984                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      19796.742709                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535            5      0.03%      0.03% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        14660     91.66%     91.69% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          425      2.66%     94.35% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          454      2.84%     97.19% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          261      1.63%     98.82% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          178      1.11%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143            8      0.05%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            0      0.00%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            2      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            1      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             15994                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               15994                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           5297804.864324                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          6190123.462769                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             15993     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             66000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          60270000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 15994                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              7470                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         11345731.593039                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        15029830.610009                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             2      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             2      0.03%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.01%      0.08% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            7464     99.92%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           52000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       166385000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                7470                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 23464                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             3612027.574156                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            4269746.628404                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 3      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 2      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 2      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                2      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               23449     99.94%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               50000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            48047000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   23464                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         8474                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.016875                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.128811                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             8331     98.31%     98.31% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              143      1.69%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         8474                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         8474                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            8474    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         8474                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              8474                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             1.885060                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            1.966978                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                  4675     55.17%     55.17% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  2442     28.82%     83.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   839      9.90%     93.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   405      4.78%     98.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    72      0.85%     99.52% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                  20      0.24%     99.75% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   7      0.08%     99.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   2      0.02%     99.86% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   3      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   4      0.05%     99.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   2      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   2      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                8474                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             8474                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.878924                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.334955                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0-1                 6817     80.45%     80.45% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2-3                 1256     14.82%     95.27% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4-5                  308      3.63%     98.90% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6-7                   72      0.85%     99.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8-9                   11      0.13%     99.88% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10-11                  4      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12-13                  2      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14-15                  0      0.00%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16-17                  1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18-19                  0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::20-21                  1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::22-23                  0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::24-25                  1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::26-27                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               8474                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        16281                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        16281    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         16281                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         7488                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         7488    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         7488                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     49133632.286996                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    50342908.868700                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07         4579     54.04%     54.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1747     20.62%     74.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          751      8.86%     83.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          861     10.16%     93.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08          291      3.43%     97.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08          136      1.60%     98.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           76      0.90%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            7      0.08%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            3      0.04%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            8      0.09%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.02%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            4      0.05%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            3      0.04%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            2      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        49177668.441263      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   4167936                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         8474                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    22548784.517347                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   34195036.734775                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-6.71089e+07         7734     91.27%     91.27% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.34218e+08          625      7.38%     98.64% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-2.01327e+08           85      1.00%     99.65% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.68435e+08           21      0.25%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.35544e+08            6      0.07%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-4.02653e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.69762e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-6.0398e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+08-7.38198e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           8474                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       22617921.582715      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                1916928                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           16281                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99338.523432                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98150.100296                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      19135.900915                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535            4      0.02%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        14962     91.90%     91.92% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071          458      2.81%     94.74% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          443      2.72%     97.46% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          235      1.44%     98.90% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          174      1.07%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143            2      0.01%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            0      0.00%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            2      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            1      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             16281                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               16281                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           5297660.401695                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          13178867.728198                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             16278     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             78000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value        1499146000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 16281                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              7488                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         11317237.580128                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        15393445.702835                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            7486     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           67000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       161880000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                7488                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 23769                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             3565668.728175                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            4217592.189203                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 4      0.02%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 4      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 2      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                2      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               23751     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               50000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            40042000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   23769                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         8474                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.021241                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.144197                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             8294     97.88%     97.88% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              180      2.12%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         8474                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         8474                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            8474    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         8474                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              8474                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             1.919283                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            1.966520                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                  4590     54.17%     54.17% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  2489     29.37%     83.54% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   861     10.16%     93.70% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   421      4.97%     98.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    80      0.94%     99.61% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                  10      0.12%     99.73% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   9      0.11%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   3      0.04%     99.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   3      0.04%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   2      0.02%     99.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   4      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                8474                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             8474                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.880812                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.335744                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-1                 6828     80.58%     80.58% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2-3                 1247     14.72%     95.29% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-5                  284      3.35%     98.64% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6-7                   85      1.00%     99.65% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-9                   19      0.22%     99.87% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10-11                  6      0.07%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-13                  2      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14-15                  1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-17                  1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18-19                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-21                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::22-23                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-25                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::26-27                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               8474                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        16158                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        16158    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         16158                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         7536                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         7536    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         7536                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     48771111.635591                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    50360519.457173                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07         4576     54.00%     54.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07         1807     21.32%     75.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          738      8.71%     84.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          825      9.74%     93.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08          271      3.20%     96.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08          148      1.75%     98.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08           76      0.90%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            5      0.06%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.01%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08           12      0.14%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            3      0.04%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.02%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            3      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            4      0.05%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            2      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        48806140.081931      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   4136448                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         8474                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    22693792.777909                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   33462432.036294                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         6758     79.75%     79.75% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          946     11.16%     90.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          400      4.72%     95.63% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          269      3.17%     98.81% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           49      0.58%     99.39% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           25      0.30%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           19      0.22%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.04%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.01%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           8474                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       22762908.259527      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                1929216                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           16158                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99330.734002                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98146.938271                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      19103.603155                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535            4      0.02%      0.02% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        14851     91.91%     91.94% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071          436      2.70%     94.63% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          449      2.78%     97.41% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          249      1.54%     98.95% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          162      1.00%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143            4      0.02%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            0      0.00%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            1      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            1      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             16158                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               16158                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           5245236.539176                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          6119645.790613                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             16155     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             49000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          64951000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 16158                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              7536                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         11440791.533970                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        22665158.968929                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             2      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             3      0.04%      0.08% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.01%      0.09% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.09% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            7529     99.91%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           66000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      1496062000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                7536                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 23694                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             3576961.762472                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            4230703.440699                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 3      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 4      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 6      0.03%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 3      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               23673     99.91%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            47308000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   23694                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         8474                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.018409                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.134434                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             8318     98.16%     98.16% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              156      1.84%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         8474                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         8474                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            8474    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         8474                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              8474                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             1.905004                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            1.963569                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                  4567     53.89%     53.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                  2550     30.09%     83.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   830      9.79%     93.78% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   420      4.96%     98.74% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                    74      0.87%     99.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   6      0.07%     99.68% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                  12      0.14%     99.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   5      0.06%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   0      0.00%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   3      0.04%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   4      0.05%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                8474                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             8474                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.886476                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.307126                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-1                 6758     79.75%     79.75% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2-3                 1346     15.88%     95.63% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-5                  269      3.17%     98.81% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6-7                   74      0.87%     99.68% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-9                   19      0.22%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10-11                  4      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-13                  1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14-15                  0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-17                  0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18-19                  1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-21                  1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::22-23                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               8474                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        16086                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        16086    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         16086                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         7511                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         7511    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         7511                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     48529431.201322                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    50225231.078383                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07         4637     54.72%     54.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1749     20.64%     75.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          695      8.20%     83.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          867     10.23%     93.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08          285      3.36%     97.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08          135      1.59%     98.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08           68      0.80%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            9      0.11%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            4      0.05%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08           11      0.13%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.02%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.02%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            3      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            2      0.02%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            2      0.02%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            2      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        48588660.066713      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   4118016                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         8474                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    22630351.663913                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   34469158.784338                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         6804     80.29%     80.29% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          923     10.89%     91.18% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          351      4.14%     95.33% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          272      3.21%     98.54% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           69      0.81%     99.35% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           23      0.27%     99.62% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           21      0.25%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.04%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.04%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.02%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           8474                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       22687394.365354      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                1922816                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           16086                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99297.270919                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98111.438345                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      19207.484699                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            1      0.01%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            2      0.01%      0.02% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        14816     92.10%     92.12% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          221      1.37%     93.50% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          204      1.27%     94.77% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          202      1.26%     96.02% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          221      1.37%     97.40% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          228      1.42%     98.81% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            8      0.05%     98.86% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            4      0.02%     98.89% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          172      1.07%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            2      0.01%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            0      0.00%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            4      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             16086                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               16086                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           5268712.358573                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          6150411.792536                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             16084     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             66000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          54142000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 16086                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              7511                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         11283788.044202                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        15220771.858504                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            7508     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           72000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       173640000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                7511                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 23597                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             3591665.550706                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            4250928.536334                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 3      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 5      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                2      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               23582     99.94%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               65000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            49304000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   23597                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         8474                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.018527                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.134856                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             8317     98.15%     98.15% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              157      1.85%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         8474                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         8474                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            8474    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         8474                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              8474                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             1.895681                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            1.956863                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                  4622     54.54%     54.54% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  2465     29.09%     83.63% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   864     10.20%     93.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   417      4.92%     98.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                    69      0.81%     99.56% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                  12      0.14%     99.70% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                  10      0.12%     99.82% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   5      0.06%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   3      0.04%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   3      0.04%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                8474                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             8474                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.883998                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.346452                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-1                 6804     80.29%     80.29% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2-3                 1274     15.03%     95.33% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-5                  272      3.21%     98.54% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6-7                   92      1.09%     99.62% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-9                   21      0.25%     99.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10-11                  6      0.07%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-13                  2      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14-15                  0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-17                  0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18-19                  2      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-21                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::22-23                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-25                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               8474                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples        64835                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271        64835    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total          64835                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        30005                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.991501                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.952693                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.472121                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        30004    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         30005                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      194694736.842105                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     172672729.792464                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08         5226     61.67%     61.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08         1549     18.28%     79.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          302      3.56%     83.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          968     11.42%     94.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08          362      4.27%     99.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08           21      0.25%     99.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08           15      0.18%     99.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            7      0.08%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            6      0.07%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            4      0.05%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            1      0.01%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            3      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            2      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            2      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            1      0.01%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            4      0.05%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             8474                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         194883237.526063      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   16516864                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          8474                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     90373377.389663                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    111917184.271433                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         7112     83.93%     83.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          785      9.26%     93.19% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          336      3.97%     97.16% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          167      1.97%     99.13% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           54      0.64%     99.76% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            7      0.08%     99.85% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            6      0.07%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            1      0.01%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            2      0.02%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            8474                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        90628767.029784      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 7681025                       # Number of bytes written
system.Hmon.readLatencyHist::samples            64519                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108077.729041                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106928.217377                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       19403.352171                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535           14      0.02%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303            5      0.01%      0.03% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071        60548     93.85%     93.87% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         1773      2.75%     96.62% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1450      2.25%     98.87% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375           22      0.03%     98.90% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          685      1.06%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911            8      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            7      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            5      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              64519                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples                64835                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            1307203.393229                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1493013.522751                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   236      0.36%      0.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               114      0.18%      0.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              128      0.20%      0.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              160      0.25%      0.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              128      0.20%      1.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              125      0.19%      1.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              143      0.22%      1.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              145      0.22%      1.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              156      0.24%      2.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              148      0.23%      2.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              159      0.25%      2.53% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              112      0.17%      2.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              247      0.38%      3.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              124      0.19%      3.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              641      0.99%      4.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              130      0.20%      4.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              130      0.20%      4.67% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              180      0.28%      4.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              118      0.18%      5.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             125      0.19%      5.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              61386     94.68%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           17363500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                  64835                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              30005                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2824616.413931                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         4167554.882361                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            679      2.26%      2.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             36      0.12%      2.38% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             61      0.20%      2.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             61      0.20%      2.79% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             39      0.13%      2.92% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             62      0.21%      3.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             56      0.19%      3.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             43      0.14%      3.46% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             41      0.14%      3.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             47      0.16%      3.75% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             48      0.16%      3.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             87      0.29%      4.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             41      0.14%      4.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             36      0.12%      4.46% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             49      0.16%      4.62% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             42      0.14%      4.76% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            39      0.13%      4.89% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            28538     95.11%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         58662000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                30005                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                  94840                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              893637.869043                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             1327683.362318                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     329      0.35%      0.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 201      0.21%      0.56% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                194      0.20%      0.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1115      1.18%      1.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                295      0.31%      2.25% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                342      0.36%      2.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                376      0.40%      3.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                337      0.36%      3.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                556      0.59%      3.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                420      0.44%      4.39% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                384      0.40%      4.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                304      0.32%      5.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                457      0.48%      5.60% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                367      0.39%      5.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                829      0.87%      6.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                341      0.36%      7.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                270      0.28%      7.50% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                345      0.36%      7.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                352      0.37%      8.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               291      0.31%      8.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                86735     91.45%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             10535500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                    94840                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         8474                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.082842                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.285750                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              7795     91.99%     91.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               657      7.75%     99.74% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                21      0.25%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 1      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          8474                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         8474                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             8474    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         8474                       # Outstanding write transactions
system.Hmon.readTransHist::samples               8474                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              7.642318                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             6.768071                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                   6513     76.86%     76.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                   570      6.73%     83.59% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                 1280     15.11%     98.69% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                   62      0.73%     99.42% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                   22      0.26%     99.68% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    9      0.11%     99.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    5      0.06%     99.85% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    3      0.04%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    2      0.02%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    3      0.04%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    4      0.05%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 8474                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              8474                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             3.530210                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            4.371765                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-7                  7523     88.78%     88.78% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-15                  710      8.38%     97.16% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-23                 214      2.53%     99.68% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-31                  14      0.17%     99.85% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-39                   6      0.07%     99.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-47                   3      0.04%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-55                   1      0.01%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-63                   0      0.00%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-71                   1      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-79                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::80-87                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::88-95                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::96-103                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::104-111                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                8474                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    10166502                       # DTB read hits
system.cpu0.dtb.read_misses                      2939                       # DTB read misses
system.cpu0.dtb.write_hits                    7301917                       # DTB write hits
system.cpu0.dtb.write_misses                      837                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      47                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                10169441                       # DTB read accesses
system.cpu0.dtb.write_accesses                7302754                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         17468419                       # DTB hits
system.cpu0.dtb.misses                           3776                       # DTB misses
system.cpu0.dtb.accesses                     17472195                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    44192615                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                44192615                       # ITB inst accesses
system.cpu0.itb.hits                         44192615                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     44192615                       # DTB accesses
system.cpu0.numCycles                       169495118                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   39857589                       # Number of instructions committed
system.cpu0.committedOps                     44145690                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             37457082                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                    1031099                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      4635449                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    37457082                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           67665271                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          24900384                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           164332351                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           24305641                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     17672081                       # number of memory refs
system.cpu0.num_load_insts                   10168717                       # Number of load instructions
system.cpu0.num_store_insts                   7503364                       # Number of store instructions
system.cpu0.num_idle_cycles              171192.820714                       # Number of idle cycles
system.cpu0.num_busy_cycles              169323925.179286                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.998990                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.001010                       # Percentage of idle cycles
system.cpu0.Branches                          6298659                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 26681256     60.16%     60.16% # Class of executed instruction
system.cpu0.op_class::IntMult                     485      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.16% # Class of executed instruction
system.cpu0.op_class::MemRead                10168717     22.93%     83.08% # Class of executed instruction
system.cpu0.op_class::MemWrite                7503364     16.92%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  44353843                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            15424                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45546848                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15424                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2952.985477                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         88400654                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        88400654                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     44177191                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       44177191                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     44177191                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        44177191                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     44177191                       # number of overall hits
system.cpu0.icache.overall_hits::total       44177191                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        15424                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        15424                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        15424                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         15424                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        15424                       # number of overall misses
system.cpu0.icache.overall_misses::total        15424                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    318056072                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    318056072                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    318056072                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    318056072                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    318056072                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    318056072                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     44192615                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     44192615                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     44192615                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     44192615                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     44192615                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     44192615                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000349                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000349                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000349                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000349                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000349                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000349                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 20620.855290                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20620.855290                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 20620.855290                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20620.855290                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 20620.855290                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20620.855290                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        15424                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15424                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        15424                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15424                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        15424                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15424                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    286925928                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    286925928                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    286925928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    286925928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    286925928                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    286925928                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000349                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000349                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000349                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000349                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000349                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000349                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 18602.562759                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18602.562759                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 18602.562759                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18602.562759                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 18602.562759                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18602.562759                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               646                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            46011                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          218.448112                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           21069158                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            46011                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           457.915672                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   218.448112                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.853313                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.853313                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          204                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         35330025                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        35330025                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      9213959                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9213959                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      6648415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6648415                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         3848                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         3848                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       469665                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       469665                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       209773                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       209773                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     15862374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15862374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     15866222                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15866222                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       382754                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       382754                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data       102536                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       102536                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          881                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          881                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data        95357                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        95357                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       293188                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       293188                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       485290                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        485290                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       486171                       # number of overall misses
system.cpu0.dcache.overall_misses::total       486171                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   5484160559                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5484160559                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1490518088                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1490518088                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   4264232945                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4264232945                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   7914445316                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   7914445316                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data     64382481                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     64382481                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   6974678647                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6974678647                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   6974678647                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6974678647                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      9596713                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596713                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      6750951                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6750951                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         4729                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         4729                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       565022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       565022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       502961                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       502961                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     16347664                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16347664                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     16352393                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16352393                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.039884                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039884                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.015188                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015188                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.186297                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.186297                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.168767                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.168767                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.582924                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.582924                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.029686                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029686                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.029731                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029731                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 14328.160017                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14328.160017                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 14536.534368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14536.534368                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 44718.614732                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44718.614732                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 26994.438094                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 26994.438094                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 14372.187037                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14372.187037                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 14346.142915                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14346.142915                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11855                       # number of writebacks
system.cpu0.dcache.writebacks::total            11855                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::system.cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          865                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          865                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       382754                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       382754                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data       102535                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       102535                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          881                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          881                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data        94492                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        94492                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       288628                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       288628                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       485289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       485289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       486170                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       486170                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   4702571383                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4702571383                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1282993912                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1282993912                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data     11725512                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     11725512                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   4055686043                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   4055686043                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   7340002684                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   7340002684                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data     60877519                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     60877519                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   5985565295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5985565295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   5997290807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5997290807                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1260995                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1260995                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1132000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1132000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      2392995                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      2392995                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.039884                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039884                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.015188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015188                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.186297                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.186297                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.167236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.167236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.573858                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.573858                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.029686                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.029686                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.029731                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.029731                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 12286.145626                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12286.145626                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 12512.741132                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12512.741132                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 13309.321226                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13309.321226                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 42920.946144                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42920.946144                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 25430.667447                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 25430.667447                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 12334.022191                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12334.022191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 12335.789553                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12335.789553                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             25066                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    10163449                       # DTB read hits
system.cpu1.dtb.read_misses                      2931                       # DTB read misses
system.cpu1.dtb.write_hits                    7300792                       # DTB write hits
system.cpu1.dtb.write_misses                      834                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      47                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                10166380                       # DTB read accesses
system.cpu1.dtb.write_accesses                7301626                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         17464241                       # DTB hits
system.cpu1.dtb.misses                           3765                       # DTB misses
system.cpu1.dtb.accesses                     17468006                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    44183228                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                44183228                       # ITB inst accesses
system.cpu1.itb.hits                         44183228                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     44183228                       # DTB accesses
system.cpu1.numCycles                       169495234                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   39851186                       # Number of instructions committed
system.cpu1.committedOps                     44139192                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             37453336                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                    1031356                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      4633983                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    37453336                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           67652338                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          24898650                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           164302222                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           24300556                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     17668161                       # number of memory refs
system.cpu1.num_load_insts                   10165672                       # Number of load instructions
system.cpu1.num_store_insts                   7502489                       # Number of store instructions
system.cpu1.num_idle_cycles              180065.444619                       # Number of idle cycles
system.cpu1.num_busy_cycles              169315168.555381                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.998938                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.001062                       # Percentage of idle cycles
system.cpu1.Branches                          6297165                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 26679045     60.16%     60.16% # Class of executed instruction
system.cpu1.op_class::IntMult                     385      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                32      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.16% # Class of executed instruction
system.cpu1.op_class::MemRead                10165672     22.92%     83.08% # Class of executed instruction
system.cpu1.op_class::MemWrite                7502489     16.92%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  44347623                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            15590                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45518588                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15590                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2919.729827                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         88382046                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        88382046                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     44167638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       44167638                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     44167638                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        44167638                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     44167638                       # number of overall hits
system.cpu1.icache.overall_hits::total       44167638                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        15590                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15590                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        15590                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15590                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        15590                       # number of overall misses
system.cpu1.icache.overall_misses::total        15590                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    290534697                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    290534697                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    290534697                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    290534697                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    290534697                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    290534697                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     44183228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     44183228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     44183228                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     44183228                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     44183228                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     44183228                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000353                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000353                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000353                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000353                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000353                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 18635.965170                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18635.965170                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 18635.965170                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18635.965170                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 18635.965170                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18635.965170                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        15590                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15590                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        15590                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15590                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        15590                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15590                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    259167303                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    259167303                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    259167303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    259167303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    259167303                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    259167303                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000353                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000353                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000353                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000353                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000353                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000353                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 16623.945029                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16623.945029                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 16623.945029                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16623.945029                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 16623.945029                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16623.945029                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1120                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            51038                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          220.147091                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20971241                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            51038                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           410.894647                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   220.147091                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.859950                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.859950                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35327343                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35327343                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      9209594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9209594                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      6648279                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6648279                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         3833                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         3833                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       465834                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       465834                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data       209998                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       209998                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     15857873                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15857873                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     15861706                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15861706                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       385066                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       385066                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       102291                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       102291                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          970                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          970                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data        98118                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        98118                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       292829                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       292829                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       487357                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        487357                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       488327                       # number of overall misses
system.cpu1.dcache.overall_misses::total       488327                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   5486821220                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5486821220                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1486034152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1486034152                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   4280632451                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4280632451                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   7900464792                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   7900464792                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data     58447487                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     58447487                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   6972855372                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6972855372                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   6972855372                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6972855372                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      9594660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9594660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      6750570                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6750570                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         4803                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         4803                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       563952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       563952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       502827                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       502827                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     16345230                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16345230                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     16350033                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16350033                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.040133                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.040133                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.015153                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015153                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.201957                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.201957                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.173983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.173983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.582365                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.582365                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.029816                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029816                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.029867                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029867                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 14249.040996                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14249.040996                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 14527.516126                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 14527.516126                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 43627.392028                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43627.392028                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 26979.789543                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 26979.789543                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 14307.489934                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 14307.489934                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 14279.069910                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 14279.069910                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16183                       # number of writebacks
system.cpu1.dcache.writebacks::total            16183                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          951                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          951                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       385066                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385066                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       102291                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       102291                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          970                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          970                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data        97167                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        97167                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       288393                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       288393                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       487357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       487357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       488327                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       488327                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   4700738750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4700738750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1279114848                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1279114848                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data     11274009                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     11274009                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   4066694540                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   4066694540                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   7326401208                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   7326401208                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data     55016513                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     55016513                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   5979853598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5979853598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   5991127607                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5991127607                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1159992                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1159992                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       801500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       801500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1961492                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1961492                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.040133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.015153                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.015153                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.201957                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.201957                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.172297                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.172297                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.573543                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.573543                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.029816                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.029816                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.029867                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.029867                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 12207.618304                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12207.618304                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 12504.666569                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12504.666569                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 11622.689691                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 11622.689691                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 41852.630420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41852.630420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 25404.226899                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 25404.226899                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 12269.965545                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12269.965545                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 12268.679813                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12268.679813                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             24993                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    10180374                       # DTB read hits
system.cpu2.dtb.read_misses                      2954                       # DTB read misses
system.cpu2.dtb.write_hits                    7308953                       # DTB write hits
system.cpu2.dtb.write_misses                      845                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      46                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                10183328                       # DTB read accesses
system.cpu2.dtb.write_accesses                7309798                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         17489327                       # DTB hits
system.cpu2.dtb.misses                           3799                       # DTB misses
system.cpu2.dtb.accesses                     17493126                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    44242467                       # ITB inst hits
system.cpu2.itb.inst_misses                        15                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                44242482                       # ITB inst accesses
system.cpu2.itb.hits                         44242467                       # DTB hits
system.cpu2.itb.misses                             15                       # DTB misses
system.cpu2.itb.accesses                     44242482                       # DTB accesses
system.cpu2.numCycles                       169495238                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   39907481                       # Number of instructions committed
system.cpu2.committedOps                     44202066                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             37500209                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                    1031605                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      4650309                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    37500209                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           67740561                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          24919783                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           164547899                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           24346759                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     17694543                       # number of memory refs
system.cpu2.num_load_insts                   10182619                       # Number of load instructions
system.cpu2.num_store_insts                   7511924                       # Number of store instructions
system.cpu2.num_idle_cycles              81438.231092                       # Number of idle cycles
system.cpu2.num_busy_cycles              169413799.768908                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999520                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000480                       # Percentage of idle cycles
system.cpu2.Branches                          6314093                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 26716823     60.16%     60.16% # Class of executed instruction
system.cpu2.op_class::IntMult                     395      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 8      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.16% # Class of executed instruction
system.cpu2.op_class::MemRead                10182619     22.93%     83.09% # Class of executed instruction
system.cpu2.op_class::MemWrite                7511924     16.91%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  44411770                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            15628                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45528730                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15628                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2913.279370                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         88500562                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        88500562                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     44226839                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       44226839                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     44226839                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        44226839                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     44226839                       # number of overall hits
system.cpu2.icache.overall_hits::total       44226839                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        15628                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        15628                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        15628                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         15628                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        15628                       # number of overall misses
system.cpu2.icache.overall_misses::total        15628                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    291930541                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    291930541                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    291930541                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    291930541                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    291930541                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    291930541                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     44242467                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     44242467                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     44242467                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     44242467                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     44242467                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     44242467                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000353                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000353                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000353                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000353                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000353                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 18679.968070                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18679.968070                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 18679.968070                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18679.968070                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 18679.968070                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18679.968070                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        15628                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15628                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        15628                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15628                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        15628                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15628                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    260339459                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    260339459                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    260339459                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    260339459                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    260339459                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    260339459                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000353                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000353                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000353                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000353                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000353                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000353                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 16658.526939                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16658.526939                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 16658.526939                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16658.526939                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 16658.526939                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16658.526939                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               669                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            45176                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          222.742051                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           17162083                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            45176                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           379.893815                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   222.742051                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.870086                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.870086                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35371045                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35371045                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      9228749                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9228749                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      6656231                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6656231                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         3678                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         3678                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       468968                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       468968                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       209769                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       209769                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     15884980                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15884980                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     15888658                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15888658                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       381892                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       381892                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data       101672                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       101672                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data         1069                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         1069                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data        95986                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        95986                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       293341                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       293341                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       483564                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        483564                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       484633                       # number of overall misses
system.cpu2.dcache.overall_misses::total       484633                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   5455484893                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5455484893                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   1481566092                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1481566092                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   4267642708                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   4267642708                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   7928455255                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   7928455255                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data     67110481                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     67110481                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   6937050985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6937050985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   6937050985                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6937050985                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      9610641                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9610641                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      6757903                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6757903                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         4747                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         4747                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       564954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       564954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       503110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       503110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     16368544                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16368544                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     16373291                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16373291                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.039736                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.039736                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.015045                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.015045                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.225195                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.225195                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.169901                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.169901                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.583055                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.583055                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.029542                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.029542                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.029599                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029599                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 14285.412873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14285.412873                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 14572.016799                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14572.016799                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 44461.095451                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 44461.095451                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 27028.118316                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 27028.118316                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 14345.672931                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14345.672931                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 14314.029348                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14314.029348                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11448                       # number of writebacks
system.cpu2.dcache.writebacks::total            11448                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data         1047                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1047                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       381892                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       381892                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data       101672                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       101672                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data         1069                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         1069                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data        94939                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        94939                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       288771                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       288771                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       483564                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       483564                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       484633                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       484633                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   4675960049                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4675960049                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   1275826908                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1275826908                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data     12630507                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     12630507                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   4057970785                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   4057970785                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   7353771745                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   7353771745                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data     63499519                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     63499519                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   5951786957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5951786957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   5964417464                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5964417464                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1117996                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1117996                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1312502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1312502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      2430498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2430498                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.039736                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039736                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.015045                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015045                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.225195                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.225195                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.168047                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.168047                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.573972                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.573972                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.029542                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029542                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.029599                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029599                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 12244.194822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12244.194822                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 12548.458848                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12548.458848                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 11815.254443                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 11815.254443                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 42742.927406                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42742.927406                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 25465.755720                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 25465.755720                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 12308.168013                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12308.168013                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 12307.080748                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12307.080748                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             24869                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    10183464                       # DTB read hits
system.cpu3.dtb.read_misses                      2965                       # DTB read misses
system.cpu3.dtb.write_hits                    7312281                       # DTB write hits
system.cpu3.dtb.write_misses                      839                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      44                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                10186429                       # DTB read accesses
system.cpu3.dtb.write_accesses                7313120                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         17495745                       # DTB hits
system.cpu3.dtb.misses                           3804                       # DTB misses
system.cpu3.dtb.accesses                     17499549                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    44259552                       # ITB inst hits
system.cpu3.itb.inst_misses                        15                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                44259567                       # ITB inst accesses
system.cpu3.itb.hits                         44259552                       # DTB hits
system.cpu3.itb.misses                             15                       # DTB misses
system.cpu3.itb.accesses                     44259567                       # DTB accesses
system.cpu3.numCycles                       169505230                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   39923930                       # Number of instructions committed
system.cpu3.committedOps                     44220401                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             37516497                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                    1032389                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      4652833                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    37516497                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           67770004                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          24929694                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           164614806                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           24353979                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     17701556                       # number of memory refs
system.cpu3.num_load_insts                   10185812                       # Number of load instructions
system.cpu3.num_store_insts                   7515744                       # Number of store instructions
system.cpu3.num_idle_cycles              25305.032000                       # Number of idle cycles
system.cpu3.num_busy_cycles              169479924.968000                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999851                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000149                       # Percentage of idle cycles
system.cpu3.Branches                          6317240                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 26728734     60.16%     60.16% # Class of executed instruction
system.cpu3.op_class::IntMult                     410      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                18      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.16% # Class of executed instruction
system.cpu3.op_class::MemRead                10185812     22.93%     83.08% # Class of executed instruction
system.cpu3.op_class::MemWrite                7515744     16.92%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  44430719                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            15685                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45463804                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15685                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2898.553012                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         88534789                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        88534789                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     44243867                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       44243867                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     44243867                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        44243867                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     44243867                       # number of overall hits
system.cpu3.icache.overall_hits::total       44243867                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        15685                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        15685                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        15685                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         15685                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        15685                       # number of overall misses
system.cpu3.icache.overall_misses::total        15685                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    297656576                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    297656576                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    297656576                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    297656576                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    297656576                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    297656576                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     44259552                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     44259552                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     44259552                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     44259552                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     44259552                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     44259552                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000354                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000354                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000354                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000354                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000354                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000354                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 18977.148613                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18977.148613                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 18977.148613                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18977.148613                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 18977.148613                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18977.148613                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        15685                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15685                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        15685                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15685                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        15685                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15685                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    265990424                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    265990424                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    265990424                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    265990424                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    265990424                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    265990424                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 16958.267389                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16958.267389                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 16958.267389                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16958.267389                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 16958.267389                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16958.267389                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               842                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            47124                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          222.785708                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6797460                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            47124                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           144.246244                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   222.785708                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.870257                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.870257                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35383980                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35383980                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      9231313                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9231313                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      6658981                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6658981                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         3837                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         3837                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       469609                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       469609                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data       210068                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       210068                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     15890294                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15890294                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     15894131                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15894131                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       382157                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       382157                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data       102015                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       102015                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          947                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          947                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data        95569                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        95569                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       293286                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       293286                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       484172                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        484172                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       485119                       # number of overall misses
system.cpu3.dcache.overall_misses::total       485119                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   5460042229                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5460042229                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   1498175804                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1498175804                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   4276485705                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4276485705                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   7927624287                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   7927624287                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data     65557979                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     65557979                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   6958218033                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6958218033                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   6958218033                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6958218033                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      9613470                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9613470                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      6760996                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6760996                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         4784                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         4784                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       565178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       565178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       503354                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       503354                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     16374466                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16374466                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     16379250                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16379250                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.039752                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.039752                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.015089                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.015089                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.197952                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.197952                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.169095                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.169095                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.582663                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.582663                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.029569                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029569                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.029618                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029618                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 14287.432205                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14287.432205                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 14685.838396                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 14685.838396                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 44747.624282                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44747.624282                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 27030.353604                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 27030.353604                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 14371.376356                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 14371.376356                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 14343.322016                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 14343.322016                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        12885                       # number of writebacks
system.cpu3.dcache.writebacks::total            12885                       # number of writebacks
system.cpu3.dcache.WriteReq_mshr_hits::system.cpu3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          928                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          928                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::system.cpu3.data            1                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::system.cpu3.data            1                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       382157                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       382157                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data       102014                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       102014                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          947                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          947                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data        94641                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        94641                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       288529                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       288529                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       484171                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       484171                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       485118                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       485118                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   4679774725                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4679774725                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   1291926196                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1291926196                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data     11648008                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     11648008                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   4068367287                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   4068367287                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   7353496713                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   7353496713                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data     61912021                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     61912021                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   5971700921                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5971700921                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   5983348929                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5983348929                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1052999                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1052999                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1319001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1319001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      2372000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2372000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.039752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.039752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.015089                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.015089                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.197952                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.197952                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.167453                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.167453                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.573213                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.573213                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.029569                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.029569                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.029618                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.029618                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 12245.686262                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12245.686262                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 12664.204874                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12664.204874                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 12299.902851                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 12299.902851                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 42987.365803                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42987.365803                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 25486.161575                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 25486.161575                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 12333.867417                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12333.867417                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 12333.801114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12333.801114                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             24924                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                         219                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                        225                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                     219                       # DTB read accesses
system.cpu4.dtb.write_accesses                    225                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              444                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          444                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         900                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     900                       # ITB inst accesses
system.cpu4.itb.hits                              900                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          900                       # DTB accesses
system.cpu4.numCycles                       403329680                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        880                       # Number of instructions committed
system.cpu4.committedOps                         1193                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                 1131                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         86                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           77                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                        1131                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads               1975                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               804                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                4367                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                270                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          476                       # number of memory refs
system.cpu4.num_load_insts                        241                       # Number of load instructions
system.cpu4.num_store_insts                       235                       # Number of store instructions
system.cpu4.num_idle_cycles              403319852.860281                       # Number of idle cycles
system.cpu4.num_busy_cycles               9827.139719                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000024                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999976                       # Percentage of idle cycles
system.cpu4.Branches                              168                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      753     61.27%     61.27% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     61.27% # Class of executed instruction
system.cpu4.op_class::MemRead                     241     19.61%     80.88% # Class of executed instruction
system.cpu4.op_class::MemWrite                    235     19.12%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                      1229                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                2                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                 70                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                   35                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1802                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1802                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          898                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            898                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          898                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             898                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          898                       # number of overall hits
system.cpu4.icache.overall_hits::total            898                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst            2                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst            2                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst            2                       # number of overall misses
system.cpu4.icache.overall_misses::total            2                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst        27000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total        27000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst        27000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total        27000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst        27000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total        27000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          900                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          900                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          900                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          900                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          900                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          900                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.002222                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.002222                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.002222                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.002222                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.002222                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.002222                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst        13500                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total        13500                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst        13500                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total        13500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst        13500                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total        13500                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst            2                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst            2                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst            2                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst        23000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total        23000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst        23000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total        23000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst        23000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total        23000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.002222                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.002222                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.002222                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.002222                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst        11500                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total        11500                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst        11500                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total        11500                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst        11500                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total        11500                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 2                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements                1                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          184.081179                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                    0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   184.081179                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.719067                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.719067                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              885                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             885                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data          195                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            195                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data          209                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           209                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            4                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            4                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            4                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          404                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             404                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          408                       # number of overall hits
system.cpu4.dcache.overall_hits::total            408                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data           11                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            8                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data           19                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data           19                       # number of overall misses
system.cpu4.dcache.overall_misses::total           19                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        97497                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        97497                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data       233500                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       233500                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data       330997                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total       330997                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data       330997                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total       330997                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data          206                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          206                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data          217                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          217                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          423                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          423                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          427                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          427                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.053398                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.053398                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.036866                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.036866                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.044917                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.044917                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.044496                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.044496                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data  8863.363636                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  8863.363636                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 29187.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 29187.500000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 17420.894737                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 17420.894737                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 17420.894737                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 17420.894737                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data           11                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            8                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data           19                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data           19                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        74503                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        74503                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data       217500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       217500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data       292003                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total       292003                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data       292003                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total       292003                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       167002                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       167002                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       135502                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       135502                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       302504                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       302504                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.053398                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.053398                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.036866                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.036866                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.044917                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.044917                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.044496                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.044496                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data         6773                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         6773                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 27187.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 27187.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 15368.578947                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 15368.578947                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 15368.578947                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 15368.578947                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 4                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                         219                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                        225                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                     219                       # DTB read accesses
system.cpu5.dtb.write_accesses                    225                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                              444                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                          444                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                         900                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                     900                       # ITB inst accesses
system.cpu5.itb.hits                              900                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                          900                       # DTB accesses
system.cpu5.numCycles                       403329663                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                        880                       # Number of instructions committed
system.cpu5.committedOps                         1193                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                 1131                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                         86                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts           77                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                        1131                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads               1975                       # number of times the integer registers were read
system.cpu5.num_int_register_writes               804                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                4367                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                270                       # number of times the CC registers were written
system.cpu5.num_mem_refs                          476                       # number of memory refs
system.cpu5.num_load_insts                        241                       # Number of load instructions
system.cpu5.num_store_insts                       235                       # Number of store instructions
system.cpu5.num_idle_cycles              403319355.211266                       # Number of idle cycles
system.cpu5.num_busy_cycles              10307.788734                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000026                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999974                       # Percentage of idle cycles
system.cpu5.Branches                              168                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                      753     61.27%     61.27% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     61.27% # Class of executed instruction
system.cpu5.op_class::MemRead                     241     19.61%     80.88% # Class of executed instruction
system.cpu5.op_class::MemWrite                    235     19.12%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                      1229                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                3                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                120                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                3                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                   40                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             1803                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            1803                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst          897                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            897                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst          897                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             897                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst          897                       # number of overall hits
system.cpu5.icache.overall_hits::total            897                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst            3                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst            3                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst            3                       # number of overall misses
system.cpu5.icache.overall_misses::total            3                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst        39500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total        39500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst        39500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total        39500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst        39500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total        39500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst          900                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          900                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst          900                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          900                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst          900                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          900                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.003333                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003333                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.003333                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003333                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.003333                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003333                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 13166.666667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13166.666667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 13166.666667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13166.666667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 13166.666667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13166.666667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst            3                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst            3                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst            3                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst        33500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total        33500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst        33500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total        33500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst        33500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total        33500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.003333                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.003333                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.003333                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.003333                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.003333                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.003333                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 11166.666667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 11166.666667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 11166.666667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 11166.666667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 11166.666667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 11166.666667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          195.082781                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   195.082781                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.762042                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.762042                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          198                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses              883                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses             883                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data          195                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            195                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data          209                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           209                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data            4                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data            4                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data            4                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data          404                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             404                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data          408                       # number of overall hits
system.cpu5.dcache.overall_hits::total            408                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data           11                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data            8                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data           19                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data           19                       # number of overall misses
system.cpu5.dcache.overall_misses::total           19                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data       145500                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total       145500                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data       274996                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       274996                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data       420496                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total       420496                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data       420496                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total       420496                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data          206                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          206                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data          217                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          217                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data          423                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          423                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data          427                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          427                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.053398                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.053398                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.036866                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.036866                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.044917                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.044917                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.044496                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.044496                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 13227.272727                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 13227.272727                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 34374.500000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 34374.500000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 22131.368421                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 22131.368421                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 22131.368421                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 22131.368421                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data           11                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data            8                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data           19                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data           19                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data       123500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       123500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data       258004                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       258004                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data       381504                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total       381504                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data       381504                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total       381504                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       195001                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       195001                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       126000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       126000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       321001                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       321001                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.053398                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.053398                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.036866                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.036866                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.044917                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.044917                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.044496                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.044496                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 11227.272727                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 11227.272727                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 32250.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 32250.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 20079.157895                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 20079.157895                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 20079.157895                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 20079.157895                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 2                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         219                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        225                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     219                       # DTB read accesses
system.cpu6.dtb.write_accesses                    225                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              444                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          444                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         900                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     900                       # ITB inst accesses
system.cpu6.itb.hits                              900                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          900                       # DTB accesses
system.cpu6.numCycles                       403328962                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        880                       # Number of instructions committed
system.cpu6.committedOps                         1193                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1131                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         86                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           77                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1131                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1975                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               804                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                4367                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                270                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          476                       # number of memory refs
system.cpu6.num_load_insts                        241                       # Number of load instructions
system.cpu6.num_store_insts                       235                       # Number of store instructions
system.cpu6.num_idle_cycles              403319142.016120                       # Number of idle cycles
system.cpu6.num_busy_cycles               9819.983880                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000024                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999976                       # Percentage of idle cycles
system.cpu6.Branches                              168                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      753     61.27%     61.27% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::MemRead                     241     19.61%     80.88% # Class of executed instruction
system.cpu6.op_class::MemWrite                    235     19.12%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1229                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                2                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                 55                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            27.500000                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1802                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1802                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          898                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            898                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          898                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             898                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          898                       # number of overall hits
system.cpu6.icache.overall_hits::total            898                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst            2                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst            2                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst            2                       # number of overall misses
system.cpu6.icache.overall_misses::total            2                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst        26000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst        26000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst        26000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          900                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          900                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          900                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          900                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.002222                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002222                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.002222                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002222                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.002222                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002222                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst        13000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst        13000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst        13000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst            2                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst            2                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst        22000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total        22000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst        22000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total        22000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.002222                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.002222                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.002222                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.002222                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total        11000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                2                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          184.081229                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                 14                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   184.081229                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.719067                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.719067                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          187                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              887                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             887                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          192                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            192                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          210                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           210                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            4                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            4                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            4                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          402                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             402                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          406                       # number of overall hits
system.cpu6.dcache.overall_hits::total            406                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data           14                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           21                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           21                       # number of overall misses
system.cpu6.dcache.overall_misses::total           21                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data       140497                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total       140497                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data       180000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       180000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       320497                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       320497                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       320497                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       320497                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          423                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          423                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          427                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          427                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.067961                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.067961                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.032258                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.032258                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.049645                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.049645                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.049180                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.049180                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 10035.500000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 10035.500000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 25714.285714                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 25714.285714                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 15261.761905                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 15261.761905                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 15261.761905                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 15261.761905                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data           14                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           21                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           21                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data       110503                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       110503                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data       166000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       166000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data       276503                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       276503                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data       276503                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total       276503                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       167501                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       167501                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       136003                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       136003                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       303504                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       303504                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.067961                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.067961                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.049645                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.049645                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.049180                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.049180                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  7893.071429                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  7893.071429                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 23714.285714                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 23714.285714                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 13166.809524                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 13166.809524                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 13166.809524                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 13166.809524                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 5                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        5848                       # DTB read hits
system.cpu7.dtb.read_misses                         2                       # DTB read misses
system.cpu7.dtb.write_hits                       5089                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    5850                       # DTB read accesses
system.cpu7.dtb.write_accesses                   5090                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            10937                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                        10940                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       26257                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                203                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   26257                       # ITB inst accesses
system.cpu7.itb.hits                            26257                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        26257                       # DTB accesses
system.cpu7.numCycles                       169505443                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      25819                       # Number of instructions committed
system.cpu7.committedOps                        30978                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                28739                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1876                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2948                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       28739                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              51289                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             19578                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              114208                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              10814                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        11968                       # number of memory refs
system.cpu7.num_load_insts                       6076                       # Number of load instructions
system.cpu7.num_store_insts                      5892                       # Number of store instructions
system.cpu7.num_idle_cycles              169327755.774721                       # Number of idle cycles
system.cpu7.num_busy_cycles              177687.225279                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001048                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998952                       # Percentage of idle cycles
system.cpu7.Branches                             4913                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    20035     62.39%     62.39% # Class of executed instruction
system.cpu7.op_class::IntMult                      96      0.30%     62.69% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     62.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                14      0.04%     62.73% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     62.73% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     62.73% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     62.73% # Class of executed instruction
system.cpu7.op_class::MemRead                    6076     18.92%     81.65% # Class of executed instruction
system.cpu7.op_class::MemWrite                   5892     18.35%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     32113                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              575                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1225216                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              575                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          2130.810435                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            53089                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           53089                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        25682                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          25682                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        25682                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           25682                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        25682                       # number of overall hits
system.cpu7.icache.overall_hits::total          25682                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          575                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          575                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          575                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           575                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          575                       # number of overall misses
system.cpu7.icache.overall_misses::total          575                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     23509992                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     23509992                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     23509992                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     23509992                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     23509992                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     23509992                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        26257                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        26257                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        26257                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        26257                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        26257                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        26257                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.021899                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.021899                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.021899                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.021899                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.021899                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.021899                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 40886.942609                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 40886.942609                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 40886.942609                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 40886.942609                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 40886.942609                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 40886.942609                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          575                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          575                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          575                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     22356008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     22356008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     22356008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     22356008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     22356008                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     22356008                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.021899                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.021899                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.021899                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.021899                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.021899                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.021899                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 38880.013913                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 38880.013913                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 38880.013913                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 38880.013913                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 38880.013913                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 38880.013913                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                53                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              197                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          206.772625                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               9648                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              197                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            48.974619                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   206.772625                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.807706                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.807706                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            22139                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           22139                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         5382                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           5382                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         4901                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          4901                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           63                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           63                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           98                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           99                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        10283                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           10283                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        10346                       # number of overall hits
system.cpu7.dcache.overall_hits::total          10346                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          256                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          256                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           63                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           17                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           22                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           18                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          319                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           319                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          336                       # number of overall misses
system.cpu7.dcache.overall_misses::total          336                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      7371998                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      7371998                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      2306000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2306000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       646000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       646000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       418000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       418000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      9677998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      9677998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      9677998                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      9677998                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         5638                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         5638                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         4964                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         4964                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           80                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           80                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          117                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          117                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        10602                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        10602                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        10682                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        10682                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.045406                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.045406                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.012691                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012691                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.212500                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.212500                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.183333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.183333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.153846                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.153846                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.030089                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030089                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.031455                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.031455                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 28796.867188                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 28796.867188                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 36603.174603                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 36603.174603                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 29363.636364                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 29363.636364                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 23222.222222                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 23222.222222                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 30338.551724                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 30338.551724                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 28803.565476                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 28803.565476                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu7.dcache.writebacks::total               86                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           16                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          256                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           63                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           17                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          319                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          319                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          336                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      6858002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      6858002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      2180000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      2180000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       624000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       624000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       382000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       382000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      9038002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      9038002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      9662002                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      9662002                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       344500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       344500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       290001                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       290001                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       634501                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       634501                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.045406                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.045406                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.012691                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012691                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.212500                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.212500                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.153846                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.030089                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.030089                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.031455                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.031455                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 26789.070312                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 26789.070312                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 34603.174603                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 34603.174603                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 36705.882353                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 36705.882353                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 21222.222222                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 21222.222222                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 28332.294671                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 28332.294671                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 28755.958333                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 28755.958333                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                41                       # Number of times sendTimingReq failed
sim_ticks.offload_task 84752615000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -182947161.600000
system.mem_ctrls.total_actEnergy                       246684614.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -123416736.000000
system.mem_ctrls.total_preEnergy                       166414224.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -654778176.000000
system.mem_ctrls.total_readEnergy                       912364377.600000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -338063155.200000
system.mem_ctrls.total_writeEnergy                       437598028.800000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -936176245923.841553
system.mem_ctrls.total_refreshEnergy                       1029621154652.158325
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -273924714772.799957
system.mem_ctrls.total_actBackEnergy                       301758173498.880005
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -3020229741936.000000
system.mem_ctrls.total_preBackEnergy                       3321264325248.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.084753
system.cpu.totalNumCycles                       2057484568.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       1379744107.390813
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       149959256.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       320.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       25232574.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       40709619.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       30040118.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       159568645.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       270885388.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       99670501.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       320.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       4128583.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       149959256.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       320.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       176906849.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       30.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       176906819.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       62909.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       38421740.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       27026035.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       69945148.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       15147.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1532161.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       408600.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4814039
system.mem_ctrls.total_reads                       64519.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       30004.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       105384.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       450789.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       199814.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       39464.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
