/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin:/home/gil/tools-oss-cad-suite-0.1.0/bin
Running on Rev A board.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.37+90 (git sha1 16ff3e0a3, clang 14.0.0-1ubuntu1.1 -fPIC -Os)


-- Running command `read -define BOARD_REV_A' --

-- Parsing `utils.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: utils.sv
Parsing SystemVerilog input from `utils.sv' to AST representation.
Storing AST representation for module `$abstract\DFF_META'.
Successfully finished Verilog frontend.

-- Parsing `test_ft2232_fifo.sv' using frontend ` -sv' --

2. Executing Verilog-2005 frontend: test_ft2232_fifo.sv
Parsing SystemVerilog input from `test_ft2232_fifo.sv' to AST representation.
Storing AST representation for module `$abstract\ft2232_fifo'.
Successfully finished Verilog frontend.

-- Parsing `audio.sv' using frontend ` -sv' --

3. Executing Verilog-2005 frontend: audio.sv
Parsing SystemVerilog input from `audio.sv' to AST representation.
Storing AST representation for module `$abstract\audio'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -noabc9 -json out.json' --

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.3.1. Executing AST frontend in derive mode using pre-parsed AST for module `\audio'.
Generating RTLIL representation for module `\audio'.

4.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ft2232_fifo'.
Generating RTLIL representation for module `\ft2232_fifo'.

4.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\DFF_META'.
Generating RTLIL representation for module `\DFF_META'.

4.3.4. Finding top of design hierarchy..
root of   0 design levels: DFF_META            
root of   1 design levels: ft2232_fifo         
root of   2 design levels: audio               
Automatically selected audio as design top module.

4.3.5. Analyzing design hierarchy..
Top module:  \audio
Used module:     \DFF_META
Used module:     \ft2232_fifo

4.3.6. Analyzing design hierarchy..
Top module:  \audio
Used module:     \DFF_META
Used module:     \ft2232_fifo
Removed 0 unused modules.
Mapping positional arguments of cell audio.fpga_reset_meta_m (DFF_META).

4.4. Executing PROC pass (convert processes to netlists).

4.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:213$117'.
Cleaned up 1 empty switch.

4.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:350$224 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:285$176 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:221$118 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$utils.sv:25$252 in module DFF_META.
Marked 2 switch rules as full_case in process $proc$test_ft2232_fifo.sv:66$241 in module ft2232_fifo.
Removed 2 dead cases from process $proc$audio.sv:97$230 in module audio.
Removed a total of 2 dead cases.

4.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 46 assignments to connections.

4.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0
Found init rule in `\DFF_META.$proc$utils.sv:24$253'.
  Set init value: \Q_pipe = 1'0
Found init rule in `\audio.$proc$audio.sv:119$237'.
  Set init value: \reset_state_m = 2'00
Found init rule in `\audio.$proc$audio.sv:92$236'.
  Set init value: \state_m = 1'0
Found init rule in `\audio.$proc$audio.sv:55$235'.
  Set init value: \reset = 1'0

4.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset_i in `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.

4.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~14 debug messages>

4.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:350$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
Creating decoders for process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
     1/3: $1$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:287$175_EN[3:0]$182
     2/3: $1$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:287$175_DATA[3:0]$181
     3/3: $1$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:287$175_ADDR[3:0]$180
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
     1/3: $1$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:223$116_EN[3:0]$124
     2/3: $1$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:223$116_DATA[3:0]$123
     3/3: $1$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:223$116_ADDR[3:0]$122
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:213$117'.
Creating decoders for process `\DFF_META.$proc$utils.sv:24$253'.
Creating decoders for process `\DFF_META.$proc$utils.sv:25$252'.
     1/2: $0\Q_pipe[0:0]
     2/2: $0\Q[0:0]
Creating decoders for process `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
     1/8: $0\fifo_data_o[7:0]
     2/8: $0\byte_to_write[7:0]
     3/8: $0\have_byte_to_write[0:0]
     4/8: $0\led_user_o[0:0]
     5/8: $0\fifo_rd_n_o[0:0]
     6/8: $0\fifo_wr_n_o[0:0]
     7/8: $0\fifo_oe_n_o[0:0]
     8/8: $0\state_m[1:0]
Creating decoders for process `\audio.$proc$audio.sv:119$237'.
Creating decoders for process `\audio.$proc$audio.sv:92$236'.
Creating decoders for process `\audio.$proc$audio.sv:55$235'.
Creating decoders for process `\audio.$proc$audio.sv:97$230'.
     1/5: $0\reset_clks[2:0]
     2/5: $0\reset_state_m[1:0]
     3/5: $0\state_m[0:0]
     4/5: $0\reset[0:0]
     5/5: $0\led_reset[0:0]

4.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:350$224'.
  created $dff cell `$procdff$382' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$160_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:287$175_ADDR' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$383' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:287$175_DATA' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$384' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:287$175_EN' using process `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$385' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$100_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:223$116_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$386' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:223$116_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$387' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:223$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$388' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:213$117'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFF_META.\Q' using process `\DFF_META.$proc$utils.sv:25$252'.
  created $dff cell `$procdff$389' with positive edge clock.
Creating register for signal `\DFF_META.\Q_pipe' using process `\DFF_META.$proc$utils.sv:25$252'.
  created $dff cell `$procdff$390' with positive edge clock.
Creating register for signal `\ft2232_fifo.\state_m' using process `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
  created $adff cell `$procdff$391' with positive edge clock and positive level reset.
Creating register for signal `\ft2232_fifo.\fifo_oe_n_o' using process `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
  created $adff cell `$procdff$392' with positive edge clock and positive level reset.
Creating register for signal `\ft2232_fifo.\fifo_wr_n_o' using process `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
  created $adff cell `$procdff$393' with positive edge clock and positive level reset.
Creating register for signal `\ft2232_fifo.\fifo_rd_n_o' using process `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
  created $adff cell `$procdff$394' with positive edge clock and positive level reset.
Creating register for signal `\ft2232_fifo.\led_user_o' using process `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
  created $adff cell `$procdff$395' with positive edge clock and positive level reset.
Creating register for signal `\ft2232_fifo.\have_byte_to_write' using process `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
  created $adff cell `$procdff$396' with positive edge clock and positive level reset.
Creating register for signal `\ft2232_fifo.\byte_to_write' using process `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
  created $dff cell `$procdff$399' with positive edge clock.
Creating register for signal `\ft2232_fifo.\fifo_data_o' using process `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
  created $dff cell `$procdff$402' with positive edge clock.
Creating register for signal `\audio.\led_reset' using process `\audio.$proc$audio.sv:97$230'.
  created $dff cell `$procdff$403' with positive edge clock.
Creating register for signal `\audio.\reset' using process `\audio.$proc$audio.sv:97$230'.
  created $dff cell `$procdff$404' with positive edge clock.
Creating register for signal `\audio.\state_m' using process `\audio.$proc$audio.sv:97$230'.
  created $dff cell `$procdff$405' with positive edge clock.
Creating register for signal `\audio.\reset_state_m' using process `\audio.$proc$audio.sv:97$230'.
  created $dff cell `$procdff$406' with positive edge clock.
Creating register for signal `\audio.\reset_clks' using process `\audio.$proc$audio.sv:97$230'.
  created $dff cell `$procdff$407' with positive edge clock.

4.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `TRELLIS_FF.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_sim.v:213$117'.
Removing empty process `DFF_META.$proc$utils.sv:24$253'.
Found and cleaned up 1 empty switch in `\DFF_META.$proc$utils.sv:25$252'.
Removing empty process `DFF_META.$proc$utils.sv:25$252'.
Found and cleaned up 4 empty switches in `\ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
Removing empty process `ft2232_fifo.$proc$test_ft2232_fifo.sv:66$241'.
Removing empty process `audio.$proc$audio.sv:119$237'.
Removing empty process `audio.$proc$audio.sv:92$236'.
Removing empty process `audio.$proc$audio.sv:55$235'.
Found and cleaned up 5 empty switches in `\audio.$proc$audio.sv:97$230'.
Removing empty process `audio.$proc$audio.sv:97$230'.
Cleaned up 14 empty switches.

4.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFF_META.
Optimizing module ft2232_fifo.
<suppressed ~11 debug messages>
Optimizing module audio.
<suppressed ~14 debug messages>

4.5. Executing FLATTEN pass (flatten design).
Deleting now unused module DFF_META.
Deleting now unused module ft2232_fifo.
<suppressed ~2 debug messages>

4.6. Executing TRIBUF pass.

4.7. Executing DEMINOUT pass (demote inout ports to input or output).

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.
<suppressed ~2 debug messages>

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..
Removed 9 unused cells and 57 unused wires.
<suppressed ~12 debug messages>

4.10. Executing CHECK pass (checking for obvious problems).
Checking module audio...
Found and reported 0 problems.

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

4.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \audio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\ft2232_fifo_m.$procmux$299: \ft2232_fifo_m.have_byte_to_write -> 1'0
      Replacing known input bits on port B of cell $flatten\ft2232_fifo_m.$procmux$297: \ft2232_fifo_m.have_byte_to_write -> 1'1
      Replacing known input bits on port A of cell $procmux$365: \state_m -> 1'0
      Replacing known input bits on port A of cell $procmux$363: \state_m -> 1'1
      Replacing known input bits on port A of cell $procmux$367: \state_m -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \audio.
Performed a total of 0 changes.

4.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.11.6. Executing OPT_DFF pass (perform DFF optimizations).

4.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

4.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.11.9. Rerunning OPT passes. (Maybe there is more to do..)

4.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \audio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

4.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \audio.
Performed a total of 0 changes.

4.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.11.13. Executing OPT_DFF pass (perform DFF optimizations).

4.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.11.16. Finished OPT passes. (There is nothing left to do.)

4.12. Executing FSM pass (extract and optimize FSM).

4.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register audio.ft2232_fifo_m.state_m.
Not marking audio.reset_state_m as FSM state register:
    Register has an initialization value.

4.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\ft2232_fifo_m.state_m' from module `\audio'.
  found $adff cell for state register: $flatten\ft2232_fifo_m.$procdff$391
  root of input selection tree: $flatten\ft2232_fifo_m.$0\state_m[1:0]
  found reset state: 2'10 (from async reset)
  found ctrl input: $flatten\ft2232_fifo_m.$procmux$293_CMP
  found ctrl input: $flatten\ft2232_fifo_m.$procmux$313_CMP
  found ctrl input: $flatten\ft2232_fifo_m.$procmux$291_CMP
  found state code: 2'00
  found ctrl input: \ft2232_fifo_m.have_byte_to_write
  found ctrl input: \fifo_rxf_n
  found state code: 2'01
  found ctrl output: $flatten\ft2232_fifo_m.$procmux$313_CMP
  found ctrl output: $flatten\ft2232_fifo_m.$procmux$293_CMP
  found ctrl output: $flatten\ft2232_fifo_m.$procmux$291_CMP
  ctrl inputs: { \ft2232_fifo_m.have_byte_to_write \fifo_rxf_n }
  ctrl outputs: { $flatten\ft2232_fifo_m.$0\state_m[1:0] $flatten\ft2232_fifo_m.$procmux$291_CMP $flatten\ft2232_fifo_m.$procmux$293_CMP $flatten\ft2232_fifo_m.$procmux$313_CMP }
  transition:       2'00 2'-- ->       2'10 5'10010
  transition:       2'10 2'00 ->       2'01 5'01100
  transition:       2'10 2'01 ->       2'10 5'10100
  transition:       2'10 2'1- ->       2'10 5'10100
  transition:       2'01 2'-- ->       2'00 5'00001

4.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ft2232_fifo_m.state_m$408' from module `\audio'.

4.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..
Removed 7 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

4.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ft2232_fifo_m.state_m$408' from module `\audio'.
  Removing unused output signal $flatten\ft2232_fifo_m.$0\state_m[1:0] [0].
  Removing unused output signal $flatten\ft2232_fifo_m.$0\state_m[1:0] [1].

4.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\ft2232_fifo_m.state_m$408' from module `\audio' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1-
  10 -> --1
  01 -> 1--

4.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\ft2232_fifo_m.state_m$408' from module `audio':
-------------------------------------

  Information on FSM $fsm$\ft2232_fifo_m.state_m$408 (\ft2232_fifo_m.state_m):

  Number of input signals:    2
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \fifo_rxf_n
    1: \ft2232_fifo_m.have_byte_to_write

  Output signals:
    0: $flatten\ft2232_fifo_m.$procmux$313_CMP
    1: $flatten\ft2232_fifo_m.$procmux$293_CMP
    2: $flatten\ft2232_fifo_m.$procmux$291_CMP

  State encoding:
    0:      3'-1-
    1:      3'--1  <RESET STATE>
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'--   ->     1 3'010
      1:     1 2'01   ->     1 3'100
      2:     1 2'1-   ->     1 3'100
      3:     1 2'00   ->     2 3'100
      4:     2 2'--   ->     0 3'001

-------------------------------------

4.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\ft2232_fifo_m.state_m$408' from module `\audio'.

4.13. Executing OPT pass (performing simple optimizations).

4.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.
<suppressed ~2 debug messages>

4.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \audio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \audio.
Performed a total of 0 changes.

4.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$407 ($dff) from module audio (D = $procmux$342_Y, Q = \reset_clks).
Adding EN signal on $procdff$406 ($dff) from module audio (D = $0\reset_state_m[1:0], Q = \reset_state_m).
Adding EN signal on $procdff$404 ($dff) from module audio (D = $procmux$371_Y, Q = \reset).
Adding EN signal on $procdff$403 ($dff) from module audio (D = $procmux$377_Y, Q = \led_reset).
Adding EN signal on $flatten\ft2232_fifo_m.$procdff$402 ($dff) from module audio (D = \ft2232_fifo_m.byte_to_write, Q = \ft2232_fifo_m.fifo_data_o).
Adding EN signal on $flatten\ft2232_fifo_m.$procdff$399 ($dff) from module audio (D = \ft2232_fifo_m.fifo_data_i, Q = \ft2232_fifo_m.byte_to_write).
Adding EN signal on $flatten\ft2232_fifo_m.$procdff$396 ($adff) from module audio (D = $flatten\ft2232_fifo_m.$0\have_byte_to_write[0:0], Q = \ft2232_fifo_m.have_byte_to_write).
Adding EN signal on $flatten\ft2232_fifo_m.$procdff$395 ($adff) from module audio (D = 1'1, Q = \ft2232_fifo_m.led_user_o).
Adding EN signal on $flatten\ft2232_fifo_m.$procdff$394 ($adff) from module audio (D = $flatten\ft2232_fifo_m.$0\fifo_rd_n_o[0:0], Q = \ft2232_fifo_m.fifo_rd_n_o).
Adding EN signal on $flatten\ft2232_fifo_m.$procdff$393 ($adff) from module audio (D = $flatten\ft2232_fifo_m.$procmux$319_Y, Q = \ft2232_fifo_m.fifo_wr_n_o).
Adding EN signal on $flatten\ft2232_fifo_m.$procdff$392 ($adff) from module audio (D = $flatten\ft2232_fifo_m.$0\fifo_oe_n_o[0:0], Q = \ft2232_fifo_m.fifo_oe_n_o).

4.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..
Removed 13 unused cells and 20 unused wires.
<suppressed ~14 debug messages>

4.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.
<suppressed ~8 debug messages>

4.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \audio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \audio.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$451: { $auto$opt_dff.cc:194:make_patterns_logic$448 $auto$opt_dff.cc:194:make_patterns_logic$446 $auto$opt_dff.cc:194:make_patterns_logic$444 $auto$opt_dff.cc:194:make_patterns_logic$442 }
  Optimizing cells in module \audio.
Performed a total of 1 changes.

4.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

4.13.13. Executing OPT_DFF pass (perform DFF optimizations).

4.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

4.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.13.16. Rerunning OPT passes. (Maybe there is more to do..)

4.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \audio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \audio.
Performed a total of 0 changes.

4.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.13.20. Executing OPT_DFF pass (perform DFF optimizations).

4.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.13.23. Finished OPT passes. (There is nothing left to do.)

4.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell audio.$sub$audio.sv:161$232 ($sub).
Removed top 1 bits (of 2) from port B of cell audio.$auto$fsm_map.cc:77:implement_pattern_cache$418 ($eq).
Removed top 1 bits (of 2) from port B of cell audio.$procmux$346_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell audio.$auto$opt_dff.cc:195:make_patterns_logic$443 ($ne).
Removed top 1 bits (of 3) from port B of cell audio.$auto$opt_dff.cc:195:make_patterns_logic$494 ($ne).

4.15. Executing PEEPOPT pass (run peephole optimizers).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.17. Executing SHARE pass (SAT-based resource sharing).

4.18. Executing TECHMAP pass (map to technology primitives).

4.18.1. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.21. Executing TECHMAP pass (map to technology primitives).

4.21.1. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.21.2. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.21.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module audio:
  creating $macc model for $sub$audio.sv:161$232 ($sub).
  creating $alu model for $macc $sub$audio.sv:161$232.
  creating $alu cell for $sub$audio.sv:161$232: $auto$alumacc.cc:485:replace_alu$502
  created 1 $alu and 0 $macc cells.

4.23. Executing OPT pass (performing simple optimizations).

4.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \audio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \audio.
Performed a total of 0 changes.

4.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.23.6. Executing OPT_DFF pass (perform DFF optimizations).

4.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.23.9. Finished OPT passes. (There is nothing left to do.)

4.24. Executing MEMORY pass.

4.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.24.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.24.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.24.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.24.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.24.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.24.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.24.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.24.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.24.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.26. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.27. Executing TECHMAP pass (map to technology primitives).

4.27.1. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

4.27.2. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

4.27.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.28. Executing OPT pass (performing simple optimizations).

4.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.
<suppressed ~15 debug messages>

4.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$439 ($dffe) from module audio (D = $procmux$356_Y, Q = \reset_state_m, rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$430 ($dffe) from module audio (D = $sub$audio.sv:161$232_Y, Q = \reset_clks, rval = 3'111).

4.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..
Removed 2 unused cells and 11 unused wires.
<suppressed ~3 debug messages>

4.28.5. Rerunning OPT passes. (Removed registers in this run.)

4.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.
<suppressed ~1 debug messages>

4.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.28.8. Executing OPT_DFF pass (perform DFF optimizations).

4.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.28.10. Finished fast OPT passes.

4.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.30. Executing OPT pass (performing simple optimizations).

4.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \audio..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \audio.
Performed a total of 0 changes.

4.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
Removed a total of 0 cells.

4.30.6. Executing OPT_DFF pass (perform DFF optimizations).

4.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.30.9. Finished OPT passes. (There is nothing left to do.)

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~326 debug messages>

4.32. Executing OPT pass (performing simple optimizations).

4.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.
<suppressed ~61 debug messages>

4.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\audio'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

4.32.3. Executing OPT_DFF pass (perform DFF optimizations).

4.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..
Removed 2 unused cells and 113 unused wires.
<suppressed ~3 debug messages>

4.32.5. Finished fast OPT passes.

4.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..

4.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.35.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~149 debug messages>

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module audio.

4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.38. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in audio.

4.39. Executing ATTRMVCP pass (move or copy attributes).

4.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \audio..
Removed 0 unused cells and 177 unused wires.
<suppressed ~1 debug messages>

4.41. Executing TECHMAP pass (map to technology primitives).

4.41.1. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.41.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.42. Executing ABC pass (technology mapping using ABC).

4.42.1. Extracting gate netlist of module `\audio' to `<abc-temp-dir>/input.blif'..
Extracted 79 gates and 97 wires to a netlist network with 16 inputs and 30 outputs.

4.42.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =      27.
ABC: Participating nodes from both networks       =      67.
ABC: Participating nodes from the first network   =      30. (  96.77 % of nodes)
ABC: Participating nodes from the second network  =      37. ( 119.35 % of nodes)
ABC: Node pairs (any polarity)                    =      30. (  96.77 % of names can be moved)
ABC: Node pairs (same polarity)                   =      30. (  96.77 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       30
ABC RESULTS:        internal signals:       51
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       30
Removing temp directory.
Removed 0 unused cells and 90 unused wires.

4.43. Executing TECHMAP pass (map to technology primitives).

4.43.1. Executing Verilog-2005 frontend: /home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/gil/tools-oss-cad-suite-0.1.0/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$9f135fba3de3ba24cef5852dbc0be35267668f2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$83f7dcbbc3e2368e7cde83bb3b1791ba67a76fc9\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~349 debug messages>

4.44. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in audio.
  Optimizing lut $abc$1095$auto$blifparse.cc:535:parse_blif$1098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$1095$auto$blifparse.cc:535:parse_blif$1098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$1095$auto$blifparse.cc:535:parse_blif$1098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$1095$auto$blifparse.cc:535:parse_blif$1098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$1095$auto$blifparse.cc:535:parse_blif$1098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$1095$auto$blifparse.cc:535:parse_blif$1098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$1095$auto$blifparse.cc:535:parse_blif$1098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1095$auto$blifparse.cc:535:parse_blif$1098.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 60 unused wires.

4.45. Executing AUTONAME pass.
Renamed 393 objects in module audio (14 iterations).
<suppressed ~115 debug messages>

4.46. Executing HIERARCHY pass (managing design hierarchy).

4.46.1. Analyzing design hierarchy..
Top module:  \audio

4.46.2. Analyzing design hierarchy..
Top module:  \audio
Removed 0 unused modules.

4.47. Printing statistics.

=== audio ===

   Number of wires:                 83
   Number of wire bits:            126
   Number of public wires:          83
   Number of public wire bits:     126
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     L6MUX21                         3
     LUT4                           37
     PFUMX                           4
     TRELLIS_FF                     34
     TRELLIS_IO                      8

4.48. Executing CHECK pass (checking for obvious problems).
Checking module audio...
Found and reported 0 problems.

4.49. Executing JSON backend.

End of script. Logfile hash: 80742b9dd4, CPU: user 0.40s system 0.01s, MEM: 28.75 MB peak
Yosys 0.37+90 (git sha1 16ff3e0a3, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 50% 19x read_verilog (0 sec), 14% 1x abc (0 sec), ...
empty
Jtag probe limited to 3MHz
Jtag frequency : requested 6000000Hz -> real 3000000Hz
ret 0
Open file: DONE
b3bdffff
Parse file: DONE
Enable configuration: DONE
SRAM erase: DONE
Loading: [==================================                ] 67.55%Loading: [==================================================] 100.00%
Done
Disable configuration: DONE
