Reading netlist file: "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\impl\gwsynthesis\practica6.vg"
Parsing netlist file "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\impl\gwsynthesis\practica6.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\src\practica6.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'CLK' was determined to be a clock but was not created.
WARN  (TA1132) :  'DIV_CLK' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\impl\pnr\practica6.power.html" completed
Generate file "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\impl\pnr\practica6.pin.html" completed
Generate file "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\impl\pnr\practica6.rpt.html" completed
Generate file "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\impl\pnr\practica6.rpt.txt" completed
Generate file "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\impl\pnr\practica6.tr.html" completed
Thu Apr 10 21:53:06 2025

