/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [7:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire [22:0] celloutsig_0_29z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [17:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [25:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~(celloutsig_0_15z[4] | celloutsig_0_42z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_3z | celloutsig_0_16z[3]);
  assign celloutsig_0_22z = ~(celloutsig_0_15z[3] | celloutsig_0_8z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_0z[4]) & in_data[31]);
  assign celloutsig_1_0z = ~((in_data[189] | in_data[179]) & in_data[139]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_4z | celloutsig_1_3z) & celloutsig_1_12z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_7z | celloutsig_0_1z) & celloutsig_0_6z);
  assign celloutsig_0_25z = ~((celloutsig_0_4z[1] | celloutsig_0_11z) & celloutsig_0_14z[4]);
  assign celloutsig_0_44z = celloutsig_0_6z | ~(celloutsig_0_37z[6]);
  assign celloutsig_1_11z = celloutsig_1_5z[4:2] + in_data[144:142];
  reg [3:0] _12_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 4'h0;
    else _12_ <= { celloutsig_1_1z[2:0], celloutsig_1_3z };
  assign _00_[3:0] = _12_;
  assign celloutsig_0_29z = { in_data[29:9], celloutsig_0_25z, celloutsig_0_25z } & { celloutsig_0_19z[3:0], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_1_4z = { celloutsig_1_1z[13:11], celloutsig_1_3z } == { in_data[110:108], celloutsig_1_2z };
  assign celloutsig_0_33z = { celloutsig_0_4z[4:1], celloutsig_0_17z } >= { celloutsig_0_18z[6:3], celloutsig_0_30z };
  assign celloutsig_0_7z = { in_data[82:72], celloutsig_0_2z } >= { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_23z[2], celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_9z } >= { celloutsig_0_16z[8], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_30z = celloutsig_0_5z[3:1] >= { celloutsig_0_5z[3:2], celloutsig_0_6z };
  assign celloutsig_1_2z = ! { celloutsig_1_1z[24:20], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = ! celloutsig_0_4z[6:1];
  assign celloutsig_1_19z = ! { celloutsig_1_13z, _00_[3:0] };
  assign celloutsig_1_14z = in_data[166:157] || { celloutsig_1_12z[7:5], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_1_17z = celloutsig_1_5z[13:5] || { celloutsig_1_5z[12:6], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[42:28] || { in_data[83:76], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } || { celloutsig_0_0z[3:1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_34z = celloutsig_0_28z[7] & ~(celloutsig_0_25z);
  assign celloutsig_1_7z = celloutsig_1_5z[2] & ~(celloutsig_1_6z[4]);
  assign celloutsig_0_37z = { celloutsig_0_29z[16:7], celloutsig_0_36z, celloutsig_0_34z, celloutsig_0_7z, celloutsig_0_15z } % { 1'h1, celloutsig_0_28z[7:2], celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_42z = celloutsig_0_5z % { 1'h1, celloutsig_0_19z[2:0] };
  assign celloutsig_1_1z = in_data[122:97] % { 1'h1, in_data[178:154] };
  assign celloutsig_1_9z = celloutsig_1_5z[14:2] % { 1'h1, in_data[136:126], celloutsig_1_3z };
  assign celloutsig_1_12z = { in_data[120:117], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, celloutsig_1_1z[9:3] };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_9z } % { 1'h1, celloutsig_0_10z[1], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_18z = celloutsig_0_16z[10:1] % { 1'h1, celloutsig_0_10z[8:0] };
  assign celloutsig_0_23z = { celloutsig_0_2z[2:1], celloutsig_0_3z } % { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_0_28z = { celloutsig_0_15z[4:2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[67:62], celloutsig_0_25z, celloutsig_0_12z };
  assign celloutsig_0_16z = ~ { celloutsig_0_15z[1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_5z = { in_data[163:146], celloutsig_1_0z } << in_data[184:166];
  assign celloutsig_0_5z = celloutsig_0_0z[3:0] << { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[66:60] >> in_data[37:31];
  assign celloutsig_0_4z = { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } >> celloutsig_0_0z;
  assign celloutsig_1_6z = celloutsig_1_1z[15:9] >> in_data[172:166];
  assign celloutsig_1_18z = celloutsig_1_5z[16:6] >> { celloutsig_1_9z[8:3], celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_0_19z = { in_data[85:82], celloutsig_0_1z } >> { celloutsig_0_14z[7:5], celloutsig_0_13z, celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_14z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_10z[6:0], celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[24:22];
  assign celloutsig_0_36z = ~((celloutsig_0_1z & celloutsig_0_27z) | (celloutsig_0_23z[0] & celloutsig_0_33z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z & celloutsig_0_4z[3]) | (celloutsig_0_3z & celloutsig_0_2z[0]));
  assign celloutsig_0_11z = ~((in_data[29] & celloutsig_0_1z) | (celloutsig_0_7z & celloutsig_0_2z[1]));
  assign celloutsig_0_12z = ~((celloutsig_0_2z[1] & celloutsig_0_10z[1]) | (celloutsig_0_5z[0] & celloutsig_0_6z));
  assign _00_[15:4] = celloutsig_1_1z[18:7];
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
