set_max_delay 4.0 -from core_clock -rise_from clk2 -fall_from port1 -to pin2 -ignore_clock_latency -reset_path
