# ðŸ§  Ceres RISC-V Ä°ÅŸlemci - AI/ML Ä°yileÅŸtirme PlanlarÄ±

Bu dokÃ¼man, Ceres RISC-V iÅŸlemcisine eklenebilecek yapay zeka ve makine Ã¶ÄŸrenmesi tabanlÄ± iyileÅŸtirmeleri aÃ§Ä±klamaktadÄ±r.

---

## ðŸ“‹ Ä°Ã§indekiler

1. [Neural Branch Predictor (GShare + Perceptron)](#1-neural-branch-predictor)
2. [Neural Cache Prefetcher](#2-neural-cache-prefetcher)
3. [Learned Cache Replacement Policy](#3-learned-cache-replacement-policy)
4. [Load/Store Stride Predictor](#4-loadstore-stride-predictor)
5. [Hazard Prediction Unit](#5-hazard-prediction-unit)
6. [Workload-Aware Power Management](#6-workload-aware-power-management)

---

## 1. Neural Branch Predictor

### 1.1 Mevcut Durum
- **Dosya**: `rtl/core/stage01_fetch/gshare_bp.sv`
- **Mevcut Algoritma**: Tournament Predictor (GShare + Bimodal + Loop Predictor)
- **BileÅŸenler**:
  - GHR (Global History Register)
  - PHT (Pattern History Table) - 2-bit saturating counter
  - BTB (Branch Target Buffer)
  - RAS (Return Address Stack)
  - Loop Predictor
  - IBTC (Indirect Branch Target Cache)

### 1.2 Ã–nerilen Ä°yileÅŸtirme: Perceptron Branch Predictor

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Perceptron Branch Predictor                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                  â”‚
â”‚   Global History (GHR)         Perceptron Weights Table         â”‚
â”‚   â”Œâ”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚   â”‚1â”‚0â”‚1â”‚1â”‚0â”‚1â”‚0â”‚1â”‚    â”€â”€â”€â–º   â”‚ W0  W1  W2 ... Wn  Biasâ”‚        â”‚
â”‚   â””â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚         â”‚                              â”‚                         â”‚
â”‚         â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                         â”‚
â”‚         â”‚         â–¼                                              â”‚
â”‚         â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                             â”‚
â”‚         â””â”€â”€â”€â–ºâ”‚  Dot Product + Bias â”‚                             â”‚
â”‚              â”‚  Î£(xi * wi) + w0    â”‚                             â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                             â”‚
â”‚                        â”‚                                         â”‚
â”‚                        â–¼                                         â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                             â”‚
â”‚              â”‚   Sign(result) > 0  â”‚â”€â”€â”€â–º Taken                   â”‚
â”‚              â”‚   Sign(result) â‰¤ 0  â”‚â”€â”€â”€â–º Not Taken               â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                             â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1.3 TasarÄ±m DetaylarÄ±

```systemverilog
// Perceptron Branch Predictor ModÃ¼lÃ¼
module perceptron_bp #(
    parameter HISTORY_LEN = 32,        // Global history uzunluÄŸu
    parameter TABLE_SIZE  = 256,       // Perceptron tablo boyutu
    parameter WEIGHT_BITS = 8          // AÄŸÄ±rlÄ±k bit geniÅŸliÄŸi
)(
    input  logic                     clk_i,
    input  logic                     rst_ni,
    input  logic [XLEN-1:0]          pc_i,
    input  logic [HISTORY_LEN-1:0]   ghr_i,
    input  logic                     update_i,
    input  logic                     actual_taken_i,
    output logic                     predict_taken_o,
    output logic                     high_confidence_o
);

    // Perceptron weight table
    logic signed [WEIGHT_BITS-1:0] weights [TABLE_SIZE][HISTORY_LEN+1];
    
    // Prediction threshold (theta = 1.93 * history_len + 14)
    localparam int THETA = (193 * HISTORY_LEN) / 100 + 14;
    
    // Index calculation
    logic [$clog2(TABLE_SIZE)-1:0] idx;
    assign idx = pc_i[$clog2(TABLE_SIZE)+1:2];
    
    // Dot product calculation
    logic signed [WEIGHT_BITS+$clog2(HISTORY_LEN)+1:0] sum;
    
    always_comb begin
        sum = weights[idx][0]; // Bias
        for (int i = 0; i < HISTORY_LEN; i++) begin
            if (ghr_i[i])
                sum = sum + weights[idx][i+1];
            else
                sum = sum - weights[idx][i+1];
        end
        
        predict_taken_o = (sum >= 0);
        high_confidence_o = (sum > THETA) || (sum < -THETA);
    end
    
    // Training logic
    always_ff @(posedge clk_i) begin
        if (!rst_ni) begin
            // Initialize weights to 0
            for (int i = 0; i < TABLE_SIZE; i++)
                for (int j = 0; j <= HISTORY_LEN; j++)
                    weights[i][j] <= '0;
        end else if (update_i) begin
            // Update only on misprediction or low confidence
            if ((predict_taken_o != actual_taken_i) || !high_confidence_o) begin
                // Update bias
                if (actual_taken_i)
                    weights[idx][0] <= sat_inc(weights[idx][0]);
                else
                    weights[idx][0] <= sat_dec(weights[idx][0]);
                    
                // Update history weights
                for (int i = 0; i < HISTORY_LEN; i++) begin
                    if (ghr_i[i] == actual_taken_i)
                        weights[idx][i+1] <= sat_inc(weights[idx][i+1]);
                    else
                        weights[idx][i+1] <= sat_dec(weights[idx][i+1]);
                end
            end
        end
    end
    
endmodule
```

### 1.4 Entegrasyon PlanÄ±
1. `gshare_bp.sv` iÃ§ine perceptron modÃ¼lÃ¼nÃ¼ ekle
2. Tournament predictor'a Ã¼Ã§Ã¼ncÃ¼ seÃ§enek olarak entegre et
3. Meta-predictor ile GShare/Bimodal/Perceptron arasÄ±nda seÃ§im yap

### 1.5 Beklenen KazanÃ§
- **Misprediction Rate**: %5-15 azalma
- **Alan Maliyeti**: ~2KB SRAM (256 entry Ã— 33 weight Ã— 8-bit)
- **Gecikme**: 1 cycle (paralel dot product ile)

---

## 2. Neural Cache Prefetcher

### 2.1 Mevcut Durum
- **Dosya**: `rtl/core/mmu/cache.sv`
- **Mevcut Prefetch**: Yok
- **Cache YapÄ±sÄ±**: N-way set associative, PLRU replacement

### 2.2 Ã–nerilen Ä°yileÅŸtirme: Perceptron-based Prefetcher

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Neural Cache Prefetcher                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                              â”‚
â”‚  â”‚ Access History â”‚                                              â”‚
â”‚  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚ â”‚ PCâ‚€, Î”â‚€   â”‚ â”‚    â”‚         Perceptron Network          â”‚   â”‚
â”‚  â”‚ â”‚ PCâ‚, Î”â‚   â”‚ â”‚â”€â”€â”€â–ºâ”‚  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”         â”‚   â”‚
â”‚  â”‚ â”‚ PCâ‚‚, Î”â‚‚   â”‚ â”‚    â”‚  â”‚ Wâ‚€  â”‚  â”‚ Wâ‚  â”‚  â”‚ Wâ‚‚  â”‚  ...    â”‚   â”‚
â”‚  â”‚ â”‚   ...     â”‚ â”‚    â”‚  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜         â”‚   â”‚
â”‚  â”‚ â”‚ PCâ‚™, Î”â‚™   â”‚ â”‚    â”‚     â”‚        â”‚        â”‚             â”‚   â”‚
â”‚  â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚              â–¼                      â”‚   â”‚
â”‚                        â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚   â”‚
â”‚                        â”‚     â”‚  Î£ + Threshold â”‚              â”‚   â”‚
â”‚                        â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚   â”‚
â”‚                        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                      â”‚                           â”‚
â”‚                                      â–¼                           â”‚
â”‚                        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚                        â”‚  Prefetch Decision      â”‚               â”‚
â”‚                        â”‚  â€¢ Delta to prefetch    â”‚               â”‚
â”‚                        â”‚  â€¢ Confidence level     â”‚               â”‚
â”‚                        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                      â”‚                           â”‚
â”‚                                      â–¼                           â”‚
â”‚                        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚                        â”‚  Prefetch Queue         â”‚               â”‚
â”‚                        â”‚  addr = current + Î”     â”‚               â”‚
â”‚                        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2.3 TasarÄ±m DetaylarÄ±

```systemverilog
module neural_prefetcher #(
    parameter HISTORY_DEPTH = 16,      // EriÅŸim geÃ§miÅŸi derinliÄŸi
    parameter TABLE_SIZE    = 64,      // PC-indexed tablo boyutu
    parameter DELTA_BITS    = 12,      // Delta (adres farkÄ±) bit geniÅŸliÄŸi
    parameter WEIGHT_BITS   = 6,       // AÄŸÄ±rlÄ±k bit geniÅŸliÄŸi
    parameter NUM_DELTAS    = 4        // Tahmin edilecek delta sayÄ±sÄ±
)(
    input  logic                 clk_i,
    input  logic                 rst_ni,
    
    // Cache eriÅŸim bilgisi
    input  logic                 access_valid_i,
    input  logic [XLEN-1:0]      access_pc_i,
    input  logic [XLEN-1:0]      access_addr_i,
    input  logic                 cache_hit_i,
    
    // Prefetch Ã§Ä±kÄ±ÅŸÄ±
    output logic                 prefetch_valid_o,
    output logic [XLEN-1:0]      prefetch_addr_o,
    output logic [1:0]           prefetch_confidence_o
);

    // Delta history per PC
    typedef struct packed {
        logic [DELTA_BITS-1:0] delta;
        logic                  valid;
    } delta_entry_t;
    
    delta_entry_t delta_history [TABLE_SIZE][HISTORY_DEPTH];
    logic [XLEN-1:0] last_addr [TABLE_SIZE];
    
    // Perceptron weights: predict next delta based on delta history
    logic signed [WEIGHT_BITS-1:0] weights [TABLE_SIZE][HISTORY_DEPTH];
    logic signed [WEIGHT_BITS-1:0] bias [TABLE_SIZE];
    
    // Delta pattern detection
    logic [$clog2(TABLE_SIZE)-1:0] pc_idx;
    logic signed [DELTA_BITS-1:0] current_delta;
    logic signed [WEIGHT_BITS+$clog2(HISTORY_DEPTH):0] prediction_sum;
    
    assign pc_idx = access_pc_i[$clog2(TABLE_SIZE)+1:2];
    assign current_delta = access_addr_i - last_addr[pc_idx];
    
    // Stride detection + neural prediction hybrid
    always_comb begin
        prediction_sum = bias[pc_idx];
        
        for (int i = 0; i < HISTORY_DEPTH; i++) begin
            if (delta_history[pc_idx][i].valid) begin
                // Feature: delta match contributes positively
                if (delta_history[pc_idx][i].delta == current_delta)
                    prediction_sum = prediction_sum + weights[pc_idx][i];
                else
                    prediction_sum = prediction_sum - (weights[pc_idx][i] >>> 1);
            end
        end
        
        // Prefetch decision
        prefetch_valid_o = (prediction_sum > THRESHOLD) && access_valid_i;
        prefetch_addr_o = access_addr_i + {{(XLEN-DELTA_BITS){current_delta[DELTA_BITS-1]}}, current_delta};
        
        // Confidence based on prediction strength
        if (prediction_sum > HIGH_THRESHOLD)
            prefetch_confidence_o = 2'b11;
        else if (prediction_sum > MED_THRESHOLD)
            prefetch_confidence_o = 2'b10;
        else if (prediction_sum > LOW_THRESHOLD)
            prefetch_confidence_o = 2'b01;
        else
            prefetch_confidence_o = 2'b00;
    end
    
    // Training on cache access
    always_ff @(posedge clk_i) begin
        if (!rst_ni) begin
            // Reset
        end else if (access_valid_i) begin
            // Update history
            for (int i = HISTORY_DEPTH-1; i > 0; i--)
                delta_history[pc_idx][i] <= delta_history[pc_idx][i-1];
            delta_history[pc_idx][0] <= '{delta: current_delta, valid: 1'b1};
            
            last_addr[pc_idx] <= access_addr_i;
            
            // Update weights based on hit/miss
            if (cache_hit_i) begin
                // Reward pattern that led to hit
                // (prefetch was useful)
            end else begin
                // Penalize - should have prefetched
            end
        end
    end
    
endmodule
```

### 2.4 Entegrasyon NoktalarÄ±
1. `cache.sv` modÃ¼lÃ¼ne prefetch interface ekle
2. `memory.sv` ile prefetch queue koordinasyonu
3. Prefetch buffer (ayrÄ± kÃ¼Ã§Ã¼k buffer veya cache way)

### 2.5 Beklenen KazanÄ±m
- **Cache Hit Rate**: %10-25 artÄ±ÅŸ
- **Memory Latency**: Ortalama %15-30 azalma
- **Alan Maliyeti**: ~1KB (64 entry Ã— 16 history Ã— 6-bit weight)

---

## 3. Learned Cache Replacement Policy

### 3.1 Mevcut Durum
- **Algoritma**: PLRU (Pseudo Least Recently Used)
- **Dosya**: `rtl/core/mmu/cache.sv`
- **Fonksiyonlar**: `update_node()`, `compute_evict_way()`

### 3.2 Ã–nerilen Ä°yileÅŸtirme: Hawkeye-inspired Learned Replacement

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Learned Cache Replacement Policy                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚   OPT Simulator     â”‚     â”‚   Predictor (Perceptron)    â”‚    â”‚
â”‚  â”‚   (Offline/Shadow)  â”‚     â”‚                             â”‚    â”‚
â”‚  â”‚                     â”‚     â”‚   PC â”€â”€â–º â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚    â”‚
â”‚  â”‚   Belvedere's OPT   â”‚â”€â”€â”€â”€â–ºâ”‚          â”‚ Weights â”‚ â”€â”€â–º Prediction
â”‚  â”‚   approximation     â”‚     â”‚   Type â”€â–ºâ””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚    â”‚
â”‚  â”‚                     â”‚     â”‚                             â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚           â”‚                              â”‚                       â”‚
â”‚           â”‚ Training                     â”‚ Eviction              â”‚
â”‚           â”‚ Labels                       â”‚ Decision              â”‚
â”‚           â–¼                              â–¼                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚                  Cache Controller                        â”‚    â”‚
â”‚  â”‚   â€¢ cache-friendly â†’ high priority (keep)               â”‚    â”‚
â”‚  â”‚   â€¢ cache-averse â†’ low priority (evict first)           â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3.3 TasarÄ±m DetaylarÄ±

```systemverilog
module learned_replacement #(
    parameter NUM_WAY     = 4,
    parameter NUM_SET     = 64,
    parameter PC_BITS     = 12,
    parameter WEIGHT_BITS = 4
)(
    input  logic                     clk_i,
    input  logic                     rst_ni,
    
    // Access info
    input  logic                     access_valid_i,
    input  logic [PC_BITS-1:0]       access_pc_i,
    input  logic [$clog2(NUM_SET)-1:0] set_idx_i,
    input  logic [NUM_WAY-1:0]       hit_way_i,
    input  logic                     is_load_i,
    
    // Eviction decision
    output logic [NUM_WAY-1:0]       evict_way_o,
    output logic [NUM_WAY-1:0]       priority_o  // Per-way priority
);

    // RRIP-style priority counters per cache line
    logic [2:0] rrpv [NUM_SET][NUM_WAY];  // Re-Reference Prediction Value
    
    // PC-indexed predictor: is this PC cache-friendly?
    logic signed [WEIGHT_BITS-1:0] pc_weights [2**PC_BITS];
    
    // Prediction
    logic cache_friendly;
    assign cache_friendly = (pc_weights[access_pc_i] >= 0);
    
    // Update RRPV on access
    always_ff @(posedge clk_i) begin
        if (!rst_ni) begin
            // Initialize all RRPV to distant (7)
            for (int s = 0; s < NUM_SET; s++)
                for (int w = 0; w < NUM_WAY; w++)
                    rrpv[s][w] <= 3'd7;
        end else if (access_valid_i) begin
            if (|hit_way_i) begin
                // Hit: set RRPV based on prediction
                for (int w = 0; w < NUM_WAY; w++) begin
                    if (hit_way_i[w]) begin
                        if (cache_friendly)
                            rrpv[set_idx_i][w] <= 3'd0;  // Near re-reference
                        else
                            rrpv[set_idx_i][w] <= 3'd2;  // Intermediate
                    end
                end
            end
        end
    end
    
    // Eviction: choose way with highest RRPV
    always_comb begin
        evict_way_o = '0;
        priority_o = '0;
        
        // Find way with max RRPV (least likely to be reused)
        logic [2:0] max_rrpv = 3'd0;
        for (int w = 0; w < NUM_WAY; w++) begin
            priority_o[w] = rrpv[set_idx_i][w];
            if (rrpv[set_idx_i][w] >= max_rrpv) begin
                max_rrpv = rrpv[set_idx_i][w];
                evict_way_o = (1 << w);
            end
        end
    end
    
    // Training: update PC weights based on hit/miss
    always_ff @(posedge clk_i) begin
        if (access_valid_i) begin
            if (|hit_way_i) begin
                // Hit: this PC is cache-friendly
                if (pc_weights[access_pc_i] < MAX_WEIGHT)
                    pc_weights[access_pc_i] <= pc_weights[access_pc_i] + 1;
            end else begin
                // Miss: this PC might be cache-averse
                if (pc_weights[access_pc_i] > MIN_WEIGHT)
                    pc_weights[access_pc_i] <= pc_weights[access_pc_i] - 1;
            end
        end
    end

endmodule
```

### 3.4 Entegrasyon PlanÄ±
1. `cache.sv` iÃ§indeki `compute_evict_way()` fonksiyonunu deÄŸiÅŸtir
2. PLRU yerine learned replacement kullan
3. Hybrid mod: dÃ¼ÅŸÃ¼k confidence'ta PLRU'ya fallback

### 3.5 Beklenen KazanÄ±m
- **Hit Rate**: %5-12 artÄ±ÅŸ (workload'a baÄŸlÄ±)
- **Streaming Access**: BÃ¼yÃ¼k iyileÅŸme (scan-resistant)

---

## 4. Load/Store Stride Predictor

### 4.1 Mevcut Durum
- **Dosya**: `rtl/core/stage04_memory/memory.sv`
- **Stride Detection**: Yok

### 4.2 Ã–nerilen Ä°yileÅŸtirme: Neural Stride Predictor

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   Neural Stride Predictor                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                  â”‚
â”‚   Load/Store PC â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚                       â”‚                                       â”‚   â”‚
â”‚                       â–¼                                       â”‚   â”‚
â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                           â”‚   â”‚
â”‚            â”‚  Stride History     â”‚                           â”‚   â”‚
â”‚            â”‚  Table (PC-indexed) â”‚                           â”‚   â”‚
â”‚            â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚                           â”‚   â”‚
â”‚            â”‚  â”‚Last Addr      â”‚  â”‚                           â”‚   â”‚
â”‚            â”‚  â”‚Stride         â”‚  â”‚                           â”‚   â”‚
â”‚            â”‚  â”‚Confidence     â”‚  â”‚                           â”‚   â”‚
â”‚            â”‚  â”‚State (train/  â”‚  â”‚                           â”‚   â”‚
â”‚            â”‚  â”‚ steady/no)    â”‚  â”‚                           â”‚   â”‚
â”‚            â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                           â”‚   â”‚
â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                           â”‚   â”‚
â”‚                       â”‚                                       â”‚   â”‚
â”‚                       â–¼                                       â”‚   â”‚
â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                           â”‚   â”‚
â”‚            â”‚  Perceptron Layer   â”‚                           â”‚   â”‚
â”‚            â”‚  (stride pattern    â”‚                           â”‚   â”‚
â”‚            â”‚   prediction)       â”‚                           â”‚   â”‚
â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                           â”‚   â”‚
â”‚                       â”‚                                       â”‚   â”‚
â”‚                       â–¼                                       â”‚   â”‚
â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚            â”‚ Predicted Next Addr â”‚â”€â”€â”€â”€â–ºâ”‚ Prefetch Request â”‚  â”‚   â”‚
â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.3 TasarÄ±m DetaylarÄ±

```systemverilog
module stride_predictor #(
    parameter TABLE_SIZE  = 64,
    parameter STRIDE_BITS = 16,
    parameter CONF_BITS   = 3
)(
    input  logic                 clk_i,
    input  logic                 rst_ni,
    
    // Memory access
    input  logic                 mem_valid_i,
    input  logic [XLEN-1:0]      mem_pc_i,
    input  logic [XLEN-1:0]      mem_addr_i,
    input  logic                 is_load_i,
    
    // Prediction output
    output logic                 predict_valid_o,
    output logic [XLEN-1:0]      predict_addr_o,
    output logic [CONF_BITS-1:0] confidence_o
);

    typedef enum logic [1:0] {
        INIT,       // Ä°lk eriÅŸim
        TRAINING,   // Stride Ã¶ÄŸreniliyor
        STEADY,     // Stride sabit, tahmin yapÄ±lÄ±yor
        NO_STRIDE   // DÃ¼zensiz pattern
    } state_e;
    
    typedef struct packed {
        logic [XLEN-1:0]        last_addr;
        logic signed [STRIDE_BITS-1:0] stride;
        logic [CONF_BITS-1:0]   confidence;
        state_e                 state;
    } stride_entry_t;
    
    stride_entry_t table [TABLE_SIZE];
    
    logic [$clog2(TABLE_SIZE)-1:0] idx;
    logic signed [STRIDE_BITS-1:0] current_stride;
    
    assign idx = mem_pc_i[$clog2(TABLE_SIZE)+1:2];
    assign current_stride = mem_addr_i - table[idx].last_addr;
    
    // Prediction logic
    always_comb begin
        predict_valid_o = 1'b0;
        predict_addr_o = '0;
        confidence_o = '0;
        
        if (table[idx].state == STEADY && table[idx].confidence > 4) begin
            predict_valid_o = 1'b1;
            predict_addr_o = mem_addr_i + {{(XLEN-STRIDE_BITS){table[idx].stride[STRIDE_BITS-1]}}, 
                                           table[idx].stride};
            confidence_o = table[idx].confidence;
        end
    end
    
    // Training FSM
    always_ff @(posedge clk_i) begin
        if (!rst_ni) begin
            for (int i = 0; i < TABLE_SIZE; i++) begin
                table[i] <= '{default: '0, state: INIT};
            end
        end else if (mem_valid_i && is_load_i) begin
            case (table[idx].state)
                INIT: begin
                    table[idx].last_addr <= mem_addr_i;
                    table[idx].state <= TRAINING;
                end
                
                TRAINING: begin
                    table[idx].stride <= current_stride;
                    table[idx].last_addr <= mem_addr_i;
                    table[idx].confidence <= 1;
                    table[idx].state <= STEADY;
                end
                
                STEADY: begin
                    table[idx].last_addr <= mem_addr_i;
                    if (current_stride == table[idx].stride) begin
                        // Stride matches, increase confidence
                        if (table[idx].confidence < MAX_CONF)
                            table[idx].confidence <= table[idx].confidence + 1;
                    end else begin
                        // Stride mismatch
                        if (table[idx].confidence > 0)
                            table[idx].confidence <= table[idx].confidence - 1;
                        else begin
                            table[idx].stride <= current_stride;
                            table[idx].state <= TRAINING;
                        end
                    end
                end
                
                NO_STRIDE: begin
                    // Periodically retry
                    table[idx].state <= INIT;
                end
            endcase
        end
    end

endmodule
```

### 4.4 Beklenen KazanÄ±m
- **Array traversal**: Ã‡ok yÃ¼ksek hit rate
- **Linked list**: DÃ¼ÅŸÃ¼k (pointer chasing)
- **Matrix ops**: Stride pattern ile %80+ prefetch accuracy

---

## 5. Hazard Prediction Unit

### 5.1 Mevcut Durum
- **Dosya**: `rtl/core/hazard_unit.sv`
- **Mevcut**: Reactive forwarding ve stall

### 5.2 Ã–nerilen Ä°yileÅŸtirme: Predictive Hazard Detection

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  Predictive Hazard Unit                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                            â”‚
â”‚  â”‚ Instruction     â”‚                                            â”‚
â”‚  â”‚ Sequence        â”‚                                            â”‚
â”‚  â”‚ History         â”‚                                            â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                            â”‚
â”‚           â”‚                                                      â”‚
â”‚           â–¼                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚            Pattern Matching / Neural Network             â”‚    â”‚
â”‚  â”‚                                                          â”‚    â”‚
â”‚  â”‚  Sequence â”€â”€â–º [Hazard Pattern DB] â”€â”€â–º Prediction        â”‚    â”‚
â”‚  â”‚                                                          â”‚    â”‚
â”‚  â”‚  Features:                                               â”‚    â”‚
â”‚  â”‚  â€¢ Opcode sequence                                       â”‚    â”‚
â”‚  â”‚  â€¢ Register dependency graph                             â”‚    â”‚
â”‚  â”‚  â€¢ Memory access pattern                                 â”‚    â”‚
â”‚  â”‚                                                          â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚           â”‚                                                      â”‚
â”‚           â–¼                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  Proactive Actions:                                      â”‚    â”‚
â”‚  â”‚  â€¢ Early stall insertion                                 â”‚    â”‚
â”‚  â”‚  â€¢ Speculative forwarding path activation                â”‚    â”‚
â”‚  â”‚  â€¢ Instruction reordering hints                          â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 5.3 KullanÄ±m AlanlarÄ±
- Load-use hazard prediction
- Long-latency operation detection (div/mul)
- Memory stall prediction

---

## 6. Workload-Aware Power Management

### 6.1 Mevcut Durum
- Dinamik gÃ¼Ã§ yÃ¶netimi yok

### 6.2 Ã–nerilen Ä°yileÅŸtirme: Neural DVFS Controller

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Neural Power Management Unit                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚                 Activity Monitors                        â”‚    â”‚
â”‚  â”‚  â€¢ IPC (Instructions Per Cycle)                         â”‚    â”‚
â”‚  â”‚  â€¢ Cache miss rate                                       â”‚    â”‚
â”‚  â”‚  â€¢ Branch misprediction rate                            â”‚    â”‚
â”‚  â”‚  â€¢ Memory bandwidth utilization                          â”‚    â”‚
â”‚  â”‚  â€¢ Stall cycles                                          â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                           â”‚                                      â”‚
â”‚                           â–¼                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚              Neural Network Predictor                    â”‚    â”‚
â”‚  â”‚                                                          â”‚    â”‚
â”‚  â”‚  Input: Activity metrics (sliding window)               â”‚    â”‚
â”‚  â”‚  Output: Predicted workload phase                        â”‚    â”‚
â”‚  â”‚                                                          â”‚    â”‚
â”‚  â”‚  Phases:                                                 â”‚    â”‚
â”‚  â”‚  â€¢ Compute-intensive (high freq needed)                 â”‚    â”‚
â”‚  â”‚  â€¢ Memory-bound (can reduce freq)                        â”‚    â”‚
â”‚  â”‚  â€¢ Idle (aggressive power saving)                        â”‚    â”‚
â”‚  â”‚  â€¢ Mixed                                                 â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                           â”‚                                      â”‚
â”‚                           â–¼                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚              DVFS Controller                             â”‚    â”‚
â”‚  â”‚                                                          â”‚    â”‚
â”‚  â”‚  â€¢ Frequency scaling                                     â”‚    â”‚
â”‚  â”‚  â€¢ Voltage adjustment                                    â”‚    â”‚
â”‚  â”‚  â€¢ Clock gating decisions                                â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 6.3 TasarÄ±m DetaylarÄ±

```systemverilog
module neural_power_manager #(
    parameter WINDOW_SIZE = 1024,  // Sampling window
    parameter NUM_FEATURES = 8,
    parameter HIDDEN_SIZE = 16
)(
    input  logic        clk_i,
    input  logic        rst_ni,
    
    // Performance counters
    input  logic [31:0] cycle_count_i,
    input  logic [31:0] inst_count_i,
    input  logic [31:0] cache_miss_i,
    input  logic [31:0] branch_miss_i,
    input  logic [31:0] stall_cycles_i,
    
    // Power control outputs
    output logic [2:0]  freq_level_o,      // 0=lowest, 7=highest
    output logic        clock_gate_o,       // Gate unused units
    output logic [3:0]  active_units_o      // Which units to keep active
);

    // Feature extraction
    logic [15:0] ipc;           // Instructions per cycle (fixed point)
    logic [15:0] miss_rate;     // Cache miss rate
    logic [15:0] stall_rate;    // Stall percentage
    
    // Simple perceptron for phase detection
    typedef enum logic [1:0] {
        PHASE_COMPUTE,
        PHASE_MEMORY,
        PHASE_IDLE,
        PHASE_MIXED
    } phase_e;
    
    phase_e current_phase;
    
    // Phase detection logic
    always_ff @(posedge clk_i) begin
        if (!rst_ni) begin
            current_phase <= PHASE_MIXED;
            freq_level_o <= 3'd4;  // Medium frequency
        end else begin
            // Simple heuristic-based phase detection
            // Can be replaced with trained neural network
            if (ipc > HIGH_IPC_THRESHOLD && miss_rate < LOW_MISS_THRESHOLD) begin
                current_phase <= PHASE_COMPUTE;
                freq_level_o <= 3'd7;  // Max frequency
            end else if (miss_rate > HIGH_MISS_THRESHOLD) begin
                current_phase <= PHASE_MEMORY;
                freq_level_o <= 3'd3;  // Lower frequency (memory bound)
            end else if (stall_rate > IDLE_THRESHOLD) begin
                current_phase <= PHASE_IDLE;
                freq_level_o <= 3'd1;  // Minimum frequency
                clock_gate_o <= 1'b1;
            end else begin
                current_phase <= PHASE_MIXED;
                freq_level_o <= 3'd4;
            end
        end
    end

endmodule
```

---

## ðŸ“Š KarÅŸÄ±laÅŸtÄ±rma Tablosu

| Ã–zellik | Alan Maliyeti | TasarÄ±m KarmaÅŸÄ±klÄ±ÄŸÄ± | Beklenen KazanÄ±m | Ã–ncelik |
|---------|---------------|---------------------|------------------|---------|
| Neural Branch Predictor | ~2KB | Orta | %5-15 mispredictionâ†“ | â­â­â­â­ |
| Neural Cache Prefetcher | ~1KB | Orta | %10-25 hit rateâ†‘ | â­â­â­â­â­ |
| Learned Replacement | ~0.5KB | DÃ¼ÅŸÃ¼k | %5-12 hit rateâ†‘ | â­â­â­ |
| Stride Predictor | ~0.5KB | DÃ¼ÅŸÃ¼k | Array ops iÃ§in yÃ¼ksek | â­â­â­ |
| Hazard Prediction | ~0.25KB | Orta | %5-10 stallâ†“ | â­â­ |
| Power Management | ~0.5KB | YÃ¼ksek | %20-40 gÃ¼Ã§â†“ | â­â­â­ |

---

## ðŸš€ Uygulama Yol HaritasÄ±

### Faz 1: Temel AltyapÄ± (1-2 hafta)
1. Performance counter'larÄ± ekle (IPC, cache miss, branch miss)
2. Training data toplama mekanizmasÄ±

### Faz 2: Ä°lk AI ModÃ¼lÃ¼ (2-3 hafta)
1. Neural Cache Prefetcher implementasyonu
2. Stride predictor ile hybrid yaklaÅŸÄ±m
3. Benchmark testleri

### Faz 3: Branch Predictor Upgrade (2-3 hafta)
1. Perceptron predictor modÃ¼lÃ¼
2. Tournament predictor entegrasyonu
3. A/B test altyapÄ±sÄ±

### Faz 4: GeliÅŸmiÅŸ Ã–zellikler (3-4 hafta)
1. Learned cache replacement
2. Power management
3. Full system integration

---

## ðŸ“š Referanslar

1. **Perceptron Branch Predictor**: JimÃ©nez & Lin, "Dynamic Branch Prediction with Perceptrons", HPCA 2001
2. **Hawkeye Cache**: Jain & Lin, "Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement", ISCA 2016
3. **Neural Prefetching**: Hashemi et al., "Learning Memory Access Patterns", ICML 2018
4. **RRIP Replacement**: Jaleel et al., "High Performance Cache Replacement Using Re-Reference Interval Prediction", ISCA 2010

---

*Bu dokÃ¼man Ceres RISC-V iÅŸlemcisi iÃ§in AI/ML iyileÅŸtirme planlarÄ±nÄ± iÃ§ermektedir.*
*Son gÃ¼ncelleme: AralÄ±k 2025*
