INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Hello_World/project_1/project_1.srcs/sources_1/new/logic_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Hello_World/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
