v 20110115 2
C 44400 45800 1 0 0 nmosEnhancementA.sym
{
T 45000 46300 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
C 45000 46600 1 90 0 resistor-1.sym
{
T 44600 46900 5 10 0 0 90 0 1
device=RESISTOR
}
C 45000 44900 1 90 0 resistor-1.sym
{
T 44600 45200 5 10 0 0 90 0 1
device=RESISTOR
}
C 44000 46500 1 90 0 resistor-1.sym
{
T 43600 46800 5 10 0 0 90 0 1
device=RESISTOR
}
C 44000 44900 1 90 0 resistor-1.sym
{
T 43600 45200 5 10 0 0 90 0 1
device=RESISTOR
}
C 48200 44900 1 90 0 resistor-1.sym
{
T 47800 45200 5 10 0 0 90 0 1
device=RESISTOR
}
C 41900 46100 1 0 0 resistor-1.sym
{
T 42200 46500 5 10 0 0 0 0 1
device=RESISTOR
}
C 46300 46400 1 0 0 capacitor-1.sym
{
T 46500 47100 5 10 0 0 0 0 1
device=CAPACITOR
T 46500 47300 5 10 0 0 0 0 1
symversion=0.1
}
C 46800 44900 1 90 0 capacitor-1.sym
{
T 46100 45100 5 10 0 0 90 0 1
device=CAPACITOR
T 45900 45100 5 10 0 0 90 0 1
symversion=0.1
}
C 42800 46000 1 0 0 capacitor-1.sym
{
T 43000 46700 5 10 0 0 0 0 1
device=CAPACITOR
T 43000 46900 5 10 0 0 0 0 1
symversion=0.1
}
C 41600 45000 1 0 0 kvoltageVertical.sym
{
T 41600 46000 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 44700 47500 1 0 0 voltageSource.sym
C 44800 44600 1 0 0 gnd-1.sym
C 48200 46700 1 270 0 vcc-3.sym
N 43900 47400 43900 47500 4
N 43900 47500 44900 47500 4
N 43900 46500 43900 45800 4
N 44400 46200 43900 46200 4
N 43900 46200 43700 46200 4
N 41900 46200 41800 46200 4
N 41800 46200 41800 45900 4
N 46300 46600 44900 46600 4
N 41800 44900 48100 44900 4
N 41800 44900 41800 45000 4
N 46600 45800 44900 45800 4
N 48200 46600 47200 46600 4
N 48100 45800 48100 46600 4
B 41300 44500 7600 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
