(edif ROM_39x120_min2
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 2 28 12 20 30)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ROM_39x120_min2.ngc ROM_39x120_min2.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ROM_39x120_min2_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ROM_39x120_min2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<13:0>") 14)
              (direction INPUT))
            (port (array (rename douta "douta<15:0>") 16)
              (direction OUTPUT))
            (designator "6slx9tqg144-2")
            (property TYPE (string "ROM_39x120_min2") (owner "Xilinx"))
            (property BUS_INFO (string "14:INPUT:addra<13:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:douta<15:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "ROM_39x120_min2,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "ROM_39x120_min2,blk_mem_gen_v7_3,{c_addra_width=14,c_addrb_width=14,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=/home/delkov/Documents/MOJO/_cg/,c_enable_32bit_address=0,c_family=spartan6,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=ROM_39x120_min2.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=10000,c_read_depth_b=10000,c_read_width_a=16,c_read_width_b=16,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=10000,c_write_depth_b=10000,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=16,c_write_width_b=16,c_xdevicefamily=spartan6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ROM_39x120_min2_ROM_39x120_min2") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_5_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux18 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux61")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux121")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux151")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "94BAA5CF29076D0A9B93539238DD1555544C8052241BDFE18000C1E4E4FF78A0") (owner "Xilinx"))
              (property INIT_01 (string "0B219CFEDC4B290FE93ECB97D38238451DDDCCF7A2E2FFC9675F93132C3A5C32") (owner "Xilinx"))
              (property INIT_02 (string "D8E50BED436650BAD4F21835465F1E412BCC1544477EA26667782FD68653143A") (owner "Xilinx"))
              (property INIT_03 (string "F6865B6D4B65C32100BE5C721C6D0EC606F56FB44CCCFFE6A19DEAF4130A4ECF") (owner "Xilinx"))
              (property INIT_04 (string "CEF939BA87A0F69833210F6690B2D7E1324A0D7CD6BCC447776E95955ABC120A") (owner "Xilinx"))
              (property INIT_05 (string "9DA3457D39F98E90BE98365407E183A543A0713979345EBB7FFFFEE59D9D9AA7") (owner "Xilinx"))
              (property INIT_06 (string "4C4885628DF4E475725CA184FEDCFA214F6D839CE135F92896ABF3776651D488") (owner "Xilinx"))
              (property INIT_07 (string "5550C8F8CCD2B9A06C2DF2C7E1CF69987A10F7E8B6D4647D782B81AA733EEDD1") (owner "Xilinx"))
              (property INIT_08 (string "A22EDDC07B7B705EB8A0D0207D0B6D43A98BA6DC3A187E5BACE4A4DB816AE226") (owner "Xilinx"))
              (property INIT_09 (string "705592155483FBFFF005ECD39310250A14329DCBAD443A1CF90B9860AC5A80DA") (owner "Xilinx"))
              (property INIT_0A (string "D38EF4CD911DCCB37A267309675F93D32DF618325477618BE5C769065B9353D6") (owner "Xilinx"))
              (property INIT_0B (string "065F52856F04911447B32A2E2709EFD6C657687E5B76D03ED18B6D43293ECB97") (owner "Xilinx"))
              (property INIT_0C (string "5C710EC60681270C800CCFB226262EF8130A4E8FD8A5C7ED03321C76A18314F6") (owner "Xilinx"))
              (property INIT_0D (string "5CBED3A1320A0E702F34800477A61D11267C120ACA8A9FA14FA9076114FE90B6") (owner "Xilinx"))
              (property INIT_0E (string "4B21C7E983A4713A75F01A33C43FFEAD15D1DEE7D2F9397A87A0B298CFEDCB22") (owner "Xilinx"))
              (property INIT_0F (string "BA98B7ED0F698F5CED39F96C1AE37F376A951C4059AF467D3DFDC3D4B2DC7A95") (owner "Xilinx"))
              (property INIT_10 (string "E503ADD8BE540B29F6D8A47D78274963F73EEA9D04CCC9A3CDF4E475425C7E54") (owner "Xilinx"))
              (property INIT_11 (string "3D0B2903A54776983A147A1BACE4A82FC5E26E26699440448992B9A06021361B") (owner "Xilinx"))
              (property INIT_12 (string "9364294F1876E10FE1987E5C3A0BD8A0AC1B4D52E66ED98CC3FF8452B8A0A020") (owner "Xilinx"))
              (property INIT_13 (string "645F9FDCE9F6D4FE50332147E5C325065BA0A7DAB49D6EE5588773B7BCC5B8E7") (owner "Xilinx"))
              (property INIT_14 (string "E305EFD7C7976CB25CBA147215CFA1832D7EDF93D34ABC95155DC84BF2ABB74D") (owner "Xilinx"))
              (property INIT_15 (string "EEAA6338130A4A8B94B183A90CFEDC33A18FE4F2075F52C5B38D1DD448FB62AA") (owner "Xilinx"))
              (property INIT_16 (string "7BEAA5D9E238120A0ACA9FE583ED4BA55832D4F650B10EC6028DE384094CCB7A") (owner "Xilinx"))
              (property INIT_17 (string "0843FA6A9D551EFB12C53546436D7255CBA98BFE5C7A90ADF20A0EB563BC08C0") (owner "Xilinx"))
              (property INIT_18 (string "5E7B3BF37AE995CD156F467D7DFEC318F610BEE98F65083987E5710A05B0D2FB") (owner "Xilinx"))
              (property INIT_19 (string "79E315EB7B73EA598C441DE7CDF5F5310E183E10B65477E90B254F68BD39FD60") (owner "Xilinx"))
              (property INIT_1A (string "A8E5E8630D6AFBE269D8880C099275A06021361F2947E21CF2994F6DCA18A57D") (owner "Xilinx"))
              (property INIT_1B (string "3E0FD8A0A817051A6A62D9448B33C892B8A0A0ECFAC7E9CF61003294F6D03A1B") (owner "Xilinx"))
              (property INIT_1C (string "B29CE5C75BA0A71EF815EAE159CCFB337892B8E79764794F6C8B254326DCB250") (owner "Xilinx"))
              (property INIT_1D (string "6903E58761421F93DF16781D5D51D8477B33F74D645F5F9CE5B294BA1CCFED47") (owner "Xilinx"))
              (property INIT_1E (string "D8BA98336D4FA0B2075F57CAF805D591483FEA66BFC5EFD7DB9BACB290BE5876") (owner "Xilinx"))
              (property INIT_1F (string "C7E18BAA9C7618FA90B542C7C2496B4C5D908B3666EEA77C671A0A5B907D8365") (owner "Xilinx"))
              (property INIT_20 (string "53294F21876584FE183A9C6DC20A02B9A7F48480BB3EED55AE38130A0ACED0E5") (owner "Xilinx"))
              (property INIT_21 (string "7D3207283A14FEEDC3A9583EC7E5710A05BC9E7C8C83BB2655DD923812C53546") (owner "Xilinx"))
              (property INIT_22 (string "CDF1F1310ED43ADC721043A9C7E54B28BD393DB496F3B7B3BE2D1D59D22B067D") (owner "Xilinx"))
              (property INIT_23 (string "C56E45B0A0757A5C6D47321036ED4F610B18A57D75ECD263BFB3A611148851E7") (owner "Xilinx"))
              (property INIT_24 (string "12AB3FE6D8B28FDFCAB1E7892FCD2E54B29036D768F5F86341A2B7B2AD110088") (owner "Xilinx"))
              (property INIT_25 (string "8D1122BF37B2A9C697979E81B09A74566B01A3B45E4DEB938AC3D0A290808411") (owner "Xilinx"))
              (property INIT_26 (string "E191951223773BB3A54F5F9B974EB056F89EF8016F4DE3C124939B1350B25180") (owner "Xilinx"))
              (property INIT_27 (string "2D4F61919D2273FC4887EDCBD8E893D6F4EF899ABC56E7C9A3823CA39F1724B6") (owner "Xilinx"))
              (property INIT_28 (string "EC6435C7E29196E3FF44C84F761B2864605A4D23856B84DE381ABC9E356C571C") (owner "Xilinx"))
              (property INIT_29 (string "C13D60E9FE4F7262AE6774C15DC4F2182CFCE41B0923CDEFC1AA381EF4D641E4") (owner "Xilinx"))
              (property INIT_2A (string "C92B863931797AD4F3E2A6FFCC11D55803E4F5313C270AFC523741ABC5D67C5F") (owner "Xilinx"))
              (property INIT_2B (string "81E3092B9EC931B9CA183373BF7445119D19036D7131396C5A74123016EF4D6F") (owner "Xilinx"))
              (property INIT_2C (string "663092B00E7CD74E75BA8B2907F3B7CCDD12A2190FE1F2CEF9F4D6892FF01E74") (owner "Xilinx"))
              (property INIT_2D (string "EB8DEB005EBCD6F46BC6CE868B290C73BC449926A22D54B1824649B0AF892745") (owner "Xilinx"))
              (property INIT_2E (string "E0DE7899AB45E6F45271EB9E4ACE9F2914C084CD9AEE73E6D8B28E9E86B1A345") (owner "Xilinx"))
              (property INIT_2F (string "534E7C12B45AB7CD2B49A38124939B5794FA1D408C55AA77F37E99F6D79B9EC5") (owner "Xilinx"))
              (property INIT_30 (string "18ECD31AF4138CDEFC5A2B09A7813CE39BD3EC7E15D495DEABFB7FF3A94E5B9B") (owner "Xilinx"))
              (property INIT_31 (string "761B24646F1A09EF4127709AF8156F5EF06C971065F7ED5D9D6AAB78C4B3ADCB") (owner "Xilinx"))
              (property INIT_32 (string "1884F21C2C20245F0967C123019A7C5EF4D671E4EC20E14F66D596EAB7C80C83") (owner "Xilinx"))
              (property INIT_33 (string "4485195C73D4E53138E7C6F81EF30D6784D2381B813C642C31C7FE6EAEABFC88") (owner "Xilinx"))
              (property INIT_34 (string "AFB8CC9D59D5036C717579A35EB8167455EF81A3092B86393075329C76E6A6BB") (owner "Xilinx"))
              (property INIT_35 (string "4B37B3B84196E6590FE1B2CEF5A092B4DABCDA3341AFC5E79EC931FD0E90FB7E") (owner "Xilinx"))
              (property INIT_36 (string "CFA1883FB088D1EE6E2954B1868A8DB4A3CD6B899A30D6E74D7CDA4E317A0790") (owner "Xilinx"))
              (property INIT_37 (string "468A57E1980480891262E626DCBE4E8A827D6F41A749A7FC5E78D2F05BC6CE8A") (owner "Xilinx"))
              (property INIT_38 (string "2493CA87D872980C809D22E3B33E58F6CB9BC2C9E712BCCDEF451A3892B12B9E") (owner "Xilinx"))
              (property INIT_39 (string "E7C57CD39BDFA8F6990481952273B3F6A94E5B575209381E705673892B09AF81") (owner "Xilinx"))
              (property INIT_3A (string "F4C56B4EF06F9B57A97EA91D919E27338073ADCB1FEF170A3856F01230996F0D") (owner "Xilinx"))
              (property INIT_3B (string "05DEB052381A71E4ECE0A907AA1591A63F0C4CC3B60B24202FD6F5EF0D223C56") (owner "Xilinx"))
              (property INIT_3C (string "DEEFC923B092381A8D3C6420B50F662EA2AF3404C480FE1C6C20285F4DAB0567") (owner "Xilinx"))
              (property INIT_3D (string "92FC5AB85923C5A77D6F8639EC21FE14FE26A277FC0D5D8C72D4E1FDE8A381B8") (owner "Xilinx"))
              (property INIT_3E (string "B56C52749AB896FF4D6FC5E75EF9313D7618772EA3FF4459D994036C71757CA3") (owner "Xilinx"))
              (property INIT_3F (string "868A81F4D701AFCC9E7419EB816CDA493175CE18CF37B370C9D9295D0FE1BDB9") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "60DB53928A8171B4A3DE85B8D3452FCDEFCE74D6F9EB1A0E8E468E4FDC6D48F0") (owner "Xilinx"))
              (property INIT_01 (string "1E824AF17938606B5B4609F02B163967CDEFCDDE78DAF0E381BC239A0E7DFD6C") (owner "Xilinx"))
              (property INIT_02 (string "CE3DFC2863DB53824A7171A4A3DA81B8D2452FCDEEFC56F4DAF96B1E8D74EC9F") (owner "Xilinx"))
              (property INIT_03 (string "BD74EF9F1E824D35BD28605F9B4649F06B063857CDEFFCDE78D6F0D381BC2F56") (owner "Xilinx"))
              (property INIT_04 (string "4D6C1F46CD3DAC2853DB5E824A71306493DA81A49275EFCCDEFC56F4DAF96F5E") (owner "Xilinx"))
              (property INIT_05 (string "DAFC6F4EFD64EF930E82BD35BC2C675F9E4A7D205B463856FCDEFCDE74D6F0D2") (owner "Xilinx"))
              (property INIT_06 (string "74D6F0D24D6CDF46FD39AC281F970E82457D306053CA71A49274DEFCDEF056F4") (owner "Xilinx"))
              (property INIT_07 (string "DEF056E4DAFC5F42FDA4D3920281BD35AC6C575F8E4A7D205B453C56F01EFCDE") (owner "Xilinx"))
              (property INIT_08 (string "F01EFCDE67C5E0DE7D6CDF46F938A82B1F960E4E757D2C635F8A71679274DEFC") (owner "Xilinx"))
              (property INIT_09 (string "8274DEFCDEF345E7CE3C5F41F0A813D242F5BD34AC6C979F8E897D245B453C56") (owner "Xilinx"))
              (property INIT_0A (string "5E452C56F01EFCCD67C5E3DE7C6BDE05F9E8A81B1F860E4D353C2C635E897067") (owner "Xilinx"))
              (property INIT_0B (string "5E8570678D74DEFCDDE385270D3C5E41F0AB13C241F5B164A06F9792CEB97C27") (owner "Xilinx"))
              (property INIT_0C (string "CEBDBC279E496F96F01EFFCD67C5EF8E7C6BDA01B9E86BD71E860A7D353C2C13") (owner "Xilinx"))
              (property INIT_0D (string "3128EF134E857C578D64DEFCCDE3852B0D2C9281F0AB12C641F5F068E05F9B82") (owner "Xilinx"))
              (property INIT_0E (string "E3939A82C1BDA0578E796F89F00DEFC96785AF8D3C1BCA31B8E85BD7DA42C97D") (owner "Xilinx"))
              (property INIT_0F (string "CA42F9393028EB1F0AB52C538D27C9EFCDE3852B0D2F92B1209B16C675F5E068") (owner "Xilinx"))
              (property INIT_10 (string "7538E068D393DAC2F1BDA0578EB86F89E30DEFC96781AF8D381B8A31B8E457D7") (owner "Xilinx"))
              (property INIT_11 (string "A4E757D6CA41F9392028DB1E0A752C524D27C9EFCDE3892B0D2382B524DF4605") (owner "Xilinx"))
              (property INIT_12 (string "27DF4605B528E4ABD793CAC231FCA05B8EB86F89E30DEFC926B0AF8D281B8A31") (owner "Xilinx"))
              (property INIT_13 (string "281685FD64971782CA71F938E0EBDB1E09752F127D23C9AFCDE2B81A3D2382B4") (owner "Xilinx"))
              (property INIT_14 (string "306381B427DE4639B528249F1792CEC531ECA35A81B85F89230DEFC816B09E89") (owner "Xilinx"))
              (property INIT_15 (string "12B09EB92B1685FC64971682C63DB528E0E79BCE09702F127C23C9AFCDD2B81A") (owner "Xilinx"))
              (property INIT_16 (string "FCD2B81A3053C5F467DE4539B828279F17C6CEF535E0E35AC1B85289230DEEF8") (owner "Xilinx"))
              (property INIT_17 (string "2300DEF812B09A782BD6B5FC67930682853DB4E4ECD79BCAF9702B027C13C9AF") (owner "Xilinx"))
              (property INIT_18 (string "7812F89EFCD2B81A7052C5E457CE4979A86C179F16C60E3534E0D79AC1AC52B8") (owner "Xilinx"))
              (property INIT_19 (string "F1AF92B81230DEF812B09A78E7C675EC63930282B53DA4E4EFD796CAF560DB02") (owner "Xilinx"))
              (property INIT_1A (string "F520DB017812B89EFCD2B85A7056F5E85B02B978E86F1BDF0AC60D353420D78A") (owner "Xilinx"))
              (property INIT_1B (string "6423D78EF1EF92F81230DEF811A35A78D7C675A81352C24DB53DA4E49F9786C9") (owner "Xilinx"))
              (property INIT_1C (string "9F934689F420DA0D2812B89EFCD2AB4D6056F5EB5A02B978E86F5BD24AC63139") (owner "Xilinx"))
              (property INIT_1D (string "4A0931386827168DF0EF82F81230DEFB01A34974D7C170A81342C27DB1F860E7") (owner "Xilinx"))
              (property INIT_1E (string "71E860D79B9246B9F42FDACD2812B89EFC01AB4D6356F4EB5A01B96CEC5F5BC2") (owner "Xilinx"))
              (property INIT_1F (string "EF535AC24A39712868171A8DF4EF81F81230DDEB016F4964D6C170AB134EC17D") (owner "Xilinx"))
              (property INIT_20 (string "124ECD7D70E860939B8242B5B42FDAFD2BC2B89EEF01AB4D6386382B9A01BD6C") (owner "Xilinx"))
              (property INIT_21 (string "8A75FCAC1F934AC24D3971686B170ACD34DF81E81233CDEB016F4964D68160AB") (owner "Xilinx"))
              (property INIT_22 (string "92B1209B1E0EFD3960E863935A4241B5A01FC6FD2BC1AB8DEF01EB4D6785381B") (owner "Xilinx"))
              (property INIT_23 (string "6785381F8E75ECAC1F928E06BD39706CAB570AFD24DF85EF0123CDEB016F4927") (owner "Xilinx"))
              (property INIT_24 (string "325C7614B2832C75CE0F9F286CB57F934A427174A0DF86FC2BC1AB8DEF05EF4D") (owner "Xilinx"))
              (property INIT_25 (string "DC36DC7E94BA183D8E57ECB132828F179F6C646DB9460AD324F187DC3610FED8") (owner "Xilinx"))
              (property INIT_26 (string "3610FED8325C7614B29F2C75CE1B9C282DB53E82465F1364A1FD86DF29F298BE") (owner "Xilinx"))
              (property INIT_27 (string "25CE98BEDC36DC7FA58A183D8F54E0B132829F179C6C647DBD4A4BD32431C7DC") (owner "Xilinx"))
              (property INIT_28 (string "2532C7EC3610FE98FE6D0720B29F2D76CF1BA8283DB50E4E475F1C60A1FA86D8") (owner "Xilinx"))
              (property INIT_29 (string "71FA8798E5CE98BEDC36DD43A58B1C7ECF54E1F142C69F17A06CA5BDBE4A5FD0") (owner "Xilinx"))
              (property INIT_2A (string "8E8A5F106932C7ED3610FE94CF6D0721825CED76CB1BA8E53DB50E4E171F1C60") (owner "Xilinx"))
              (property INIT_2B (string "171F2C607D8A8798F5CF98BEDC37ED83A5CB6C7EC39821F242C7D358E06CB5BD") (owner "Xilinx"))
              (property INIT_2C (string "E0A1B9B2CE8B5F206932D72D4610FEA5CF6D07218E5CED028BD868F539760A4F") (owner "Xilinx"))
              (property INIT_2D (string "F942CA5F1318EC217D8A53A8F5CFA5BEDD07ED83A9CB6D72D3A831F642D7D368") (owner "Xilinx"))
              (property INIT_2E (string "47D7D068E0B1B9B2C28F5F207902D72D4721CFA5CF2907E14F5CF9029BD868F5") (owner "Xilinx"))
              (property INIT_2F (string "9BE465F5FA42CA1B1328EC317E8A53A8F68FA58FED07ED83A9CB6D72D3A831C6") (owner "Xilinx"))
              (property INIT_30 (string "10A93506471BE068E1B1F9C2C29F9C247906D42D4721CFA5CF2903E14F68F902") (owner "Xilinx"))
              (property INIT_31 (string "4F68FA0397E475B1CA42CB1BD028E83D3E8753A9F68F658BED07ED80BACF6D42") (owner "Xilinx"))
              (property INIT_32 (string "FADC618310ED7606971BE4AC35B1FAC2C39F90257A47D83D4721CFA5CF3A10F1") (owner "Xilinx"))
              (property INIT_33 (string "DC3A10FE4F29BA0394A435B2C602D71BE0E8E93D0E8750A5F69F658BED07EE90") (owner "Xilinx"))
              (property INIT_34 (string "ED04FE90FADCB18314ED760A971824AD35B1CEC613DFA065BE47183E4721CFA5") (owner "Xilinx"))
              (property INIT_35 (string "5761CFA6DC3AD0FE5B29BADF54A535B2860F971BE0E4B9FD0A575065C29C658B") (owner "Xilinx"))
              (property INIT_36 (string "829C768BE214F290FA1CB28724FD460B9B2824BD35F6CEC613DCA075BE472832") (owner "Xilinx"))
              (property INIT_37 (string "8E5728325472DCB6DC3AD0FE182586DF64A13182861F97D4ECE5B9FE0A572C75") (owner "Xilinx"))
              (property INIT_38 (string "0B572C75839C7698F2143294FE1CB28724FD4A1B9B6C25BD35C60E0717D0E075") (owner "Xilinx"))
              (property INIT_39 (string "17E0E1798E5729325472DCB6DC3AD0BE183586DF64B1328E871F97E4ECF5B5CE") (owner "Xilinx"))
              (property INIT_3A (string "ADB5B5CACB532C7583987698F21432D4CF10B29764FD8A5BD86C29F17AC60E17") (owner "Xilinx"))
              (property INIT_3B (string "4AC6031B5420E57A8F5829425472DCB6D807ED8E183587DC6071F24E931F90E4") (owner "Xilinx"))
              (property INIT_3C (string "53DB60E4ADB5B6CAD7502D7683A87698F21433E5CF21B2D465328B5BE86C79F1") (owner "Xilinx"))
              (property INIT_3D (string "EC6D79F24A0A131B5420F5BA8F9829435472DCB69907ED8B18F647982171C24F") (owner "Xilinx"))
              (property INIT_3E (string "217EC24F53D860A0B9B1468AD7102D7283A97698F21403E5CF21C6D469328B5F") (owner "Xilinx"))
              (property INIT_3F (string "79029F5CECB179C24A0B531B6821F58AC39839436472DCB7A9C7ED8B24F64398") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "2AD4C7B269D033EA188B7ED9CF3E14036D983FE984BA69D84F7AA9940CB3F7E0") (owner "Xilinx"))
              (property INIT_01 (string "7EA5D4FB2A5D843EED14C726900722D0C7A95C32D1C72A148722908772558C7B") (owner "Xilinx"))
              (property INIT_02 (string "03669D483AE5D4837AD100FB29984FEADC0F25107E990FEA94BB69D84F6A9987") (owner "Xilinx"))
              (property INIT_03 (string "4C7BA9944FB6E5083B6E950FFE25D437A11433E1D4BA5D03E2D43B259433AD94") (owner "Xilinx"))
              (property INIT_04 (string "A100BEA51077AE590BF6E1904BE211C83AA95CFBED0CF6214FAA1CFBA5887AE9") (owner "Xilinx"))
              (property INIT_05 (string "B6994BFA5D48BAA95C87E619087FA51CCF36D544B22500F2D58B6E10F3E50836") (owner "Xilinx"))
              (property INIT_06 (string "C0F61907B2114FB61144BF6A14C7F2A158FF22D90BBA5DC8FE1DC7225CBF2DC8") (owner "Xilinx"))
              (property INIT_07 (string "6D8C3ED987AA58CF6E598FBA6194F72A194CB62DDC07E655833611C3EAD87F21") (owner "Xilinx"))
              (property INIT_08 (string "FBE94C32D0C72A10B3225C8722558C7A25D4C3BE59CC3FE9148B6ED8CF2ED433") (owner "Xilinx"))
              (property INIT_09 (string "DC3FE5007E9C0FE994FB69DC736ADC8B7295C43B2A5D873EED14F766900722D0") (owner "Xilinx"))
              (property INIT_0A (string "A11433E1C8FA5D03E1D43A2180326D9433269D4B36E5D08F6ADD0CFA25987FE9") (owner "Xilinx"))
              (property INIT_0B (string "36A94CFAE90CF6114FAD1C3AE5C87AED407AED9843A6D9083F6D9403FE15C476") (owner "Xilinx"))
              (property INIT_0C (string "CF26D547B22503F2D9CB6D10F2E5073291037EA50037AD1807F6E18C7BEE1DCB") (owner "Xilinx"))
              (property INIT_0D (string "48FFEDD807BA59CBFA1DC7225CBE2D0BF6D94FFE514BFEA950B7EA190C7EA510") (owner "Xilinx"))
              (property INIT_0E (string "1C43B621D037EA54832610C3EAD87E21C3F61403A2104FA61104BE29D4C7B29D") (owner "Xilinx"))
              (property INIT_0F (string "E5D4B3AE59CCFEE514BB6AD8CB2DD4326D8F3E18C7E95CFFA258CFBA5184FB2A") (owner "Xilinx"))
              (property INIT_10 (string "62D5C83B2D508732D104FB65903721D0FAE94F32D0C72510B3215CB722158F3A") (owner "Xilinx"))
              (property INIT_11 (string "33259C0BF6E580BF6ADDCFF625887BE9D83EE5037E9C0F29D4FE6DCCB369DCCB") (owner "Xilinx"))
              (property INIT_12 (string "837AEDD873E6D90B3E6194032215C876A10432E1CBFA5C03E1C4362180326D84") (owner "Xilinx"))
              (property INIT_13 (string "91037E510036AD18C7E6918C3BADDCC736994BFAD90FF6104FAD0C3AD5CF7EDD") (owner "Xilinx"))
              (property INIT_14 (string "EADC4FEE904BFED940F72A184F72A5103326D847B61503F218CB6D10F2D50732") (owner "Xilinx"))
              (property INIT_15 (string "C3E61433A1104F621107BE29D4F3A29D08BEED9407AA58CBEA1CC7215CBE1D0B") (owner "Xilinx"))
              (property INIT_16 (string "5D8F2E18FBED5CFFA158CFEA51C43A295C43B611003BE954872614C329D87E11") (owner "Xilinx"))
              (property INIT_17 (string "3AED4F22D0F72500B2E14C7321148F3AE5C0B36E158FFEA5C4BB69D8FB2DD432") (owner "Xilinx"))
              (property INIT_18 (string "C83ED5036E9C3F29C8FE6DCCB269DCFB62D50B3A6D50C7621108FA65943725C0") (owner "Xilinx"))
              (property INIT_19 (string "950736D10BEE5C33E1C4361143F25D4032259C0BE6D1807F259CCFB6D5883AE9") (owner "Xilinx"))
              (property INIT_1A (string "E6990BFAD90FE6107FAD0C3AD9CF6EDD83BEDDC873E5180B7E61D4732259CB76") (owner "Xilinx"))
              (property INIT_1B (string "3369D847A61407E218FF6D00F2D4072250C36E5103366D14F7E2914C36ADDC87") (owner "Xilinx"))
              (property INIT_1C (string "07BEED94F7AA18C7EA1CF7214CBE1C0BEADC7FED908FEED940F6291C4F72D940") (owner "Xilinx"))
              (property INIT_1D (string "5C83EA51007A2954B72514F329CC7E10C3E5143361D07F6210077E15C4B3A25C") (owner "Xilinx"))
              (property INIT_1E (string "D580B36D148FFE95C4B62994FB2DC4325DCF2D18FAED4CFEA19CFFEA51C73A2D") (owner "Xilinx"))
              (property INIT_1F (string "61D80B3E6D80FB62114B3A65843625C03ADD4F21D0F2250072E14C7221104F26") (owner "Xilinx"))
              (property INIT_20 (string "32215837E691807E259CCFA6D5873A95CBFED5036DDC3E29CBFE9D0FB2ADCCFB") (owner "Xilinx"))
              (property INIT_21 (string "83AEDDC8B2E9180F7E91C87321580B76D50736D10BED5C32E1C3361143F25D43") (owner "Xilinx"))
              (property INIT_22 (string "50F36E500F325904F7A2904F36ADDCB7E6940BA6D8CFE5107EED0F3AD8CFAE1C") (owner "Xilinx"))
              (property INIT_23 (string "E9DCBF2D90BFEED983FA295C7FA2D94032691877E61407E118FE6D03F2D00721") (owner "Xilinx"))
              (property INIT_24 (string "F0D2270152F34952FF005927F0819D5C07BEDD84F76518B7E9DCF6214FFE1C0B") (owner "Xilinx"))
              (property INIT_25 (string "6FFC1E2BC9DEBC0DA2BFCDDEA7C8196E7F81DA6330592A7BC51A37C11AFC4D23") (owner "Xilinx"))
              (property INIT_26 (string "09EF7C12E3C1163041EE7841EE334916E3B08D6E3788DDA7F4452AB7C9DEF401") (owner "Xilinx"))
              (property INIT_27 (string "F8D9E7305EEF0D1AF8DDAF3C91AFF0CD96FB085D6FB0C9522348196AF44926F0") (owner "Xilinx"))
              (property INIT_28 (string "E77815E338DE6F019EF0152370DD6B70DD227805D2A38C5926BBC996E77419A7") (owner "Xilinx"))
              (property INIT_29 (string "D6670896ABC8D6234DDE3C1DEBCC9E2F809EE3FC95EA3B4C52A3F841127B085A") (owner "Xilinx"))
              (property INIT_2A (string "116A3B89D66B04D22BCD5E309DE3041273CD1A63CC116BF4C192BF4815AAF885") (owner "Xilinx"))
              (property INIT_2B (string "0499EBB4C1663B859AFBC5127CCD2F0CDAFF8D1EB78D12EF84D92E7C4192EB70") (owner "Xilinx"))
              (property INIT_2C (string "7085DA6700592AB8C55A37012AFC4D238CD237016EFC0962FFC15AE7F081AE7B") (owner "Xilinx"))
              (property INIT_2D (string "A3805D6A37899AA7F0552AB489EAF4016FCC1E3FC9EEBC01A6BC01DEB7C81D6F") (owner "Xilinx"))
              (property INIT_2E (string "A6FB0D5E63B4C956374819ABF459263019EF4C12BFC126F05DEF3851EEF049D6") (owner "Xilinx"))
              (property INIT_2F (string "DDE378C592B34C5926B88996E34419A7B8D9E7005EFF0D2EF8DDAF3095AF30DD") (owner "Xilinx"))
              (property INIT_30 (string "C59E230C952A3C4D52A7F855267B099AE748162308DE7F01AEF015E34CDE2B40") (owner "Xilinx"))
              (property INIT_31 (string "7FCD1A73CCD26BF491A27F48D6ABB881D2770896ABC8D6334DEE3C1EEBCC9E33") (owner "Xilinx"))
              (property INIT_32 (string "DAFC8122F48D123F84192F7C8196EB44156A3C89D67B05123BCD6E309DE305D2") (owner "Xilinx"))
              (property INIT_33 (string "8DD234CD6EFC0962FCC15AE780916E7BC55AABB0D16638859AFBC5227CDD2F0D") (owner "Xilinx"))
              (property INIT_34 (string "6FCD1E3CC9EFB011E7BC012EB7095E6FB085EA7744592FB8C56A74012AFC5D23") (owner "Xilinx"))
              (property INIT_35 (string "19EF4C12BCC1E7FC5DEF381DEFF049D6B38C5D6AF4499A63C0552BB499EBF411") (owner "Xilinx"))
              (property INIT_36 (string "88DAE70052FC012FF81EA300D6AF001DA6384D5EA3B4D96677491EABF4596734") (owner "Xilinx"))
              (property INIT_37 (string "F748562709DE7C01AFF0D6EF4DDE3B0CDEE378D5A2BF4C1AE3788952F34416A7") (owner "Xilinx"))
              (property INIT_38 (string "E2770596BBC9D63041EF701EEB0D9233C59E330C952B7C4D92B70895667C0D9A") (owner "Xilinx"))
              (property INIT_39 (string "556F3C89E67B451638CD6F309EE3C5DE7CCD2A3FCDD26BC091AE7F09D26BB851") (owner "Xilinx"))
              (property INIT_3A (string "C15AAB4091663485AAF8C52370DE630DEA308122F48D223F851A6F7081A63B84") (owner "Xilinx"))
              (property INIT_3B (string "80952EB7459E2FB8D56B74152BFC5E238DE2F0DD6FFC192FFCC11AF3809D6F38") (owner "Xilinx"))
              (property INIT_3C (string "B34C5E2BF0499A73805627B499EBF41263CD523CD923B012E7F0112EB4095E63") (owner "Xilinx"))
              (property INIT_3D (string "A7384D52B3C41DA6748D1EABC45A67041AEF4D12BCD1E3CC5EAF081EEFF019E2") (owner "Xilinx"))
              (property INIT_3E (string "DEEF08D1A27C4D1AE3789962B34516A788DAE70152FC512FC812B301D6E3001D") (owner "Xilinx"))
              (property INIT_3F (string "C5E2330D962F7C51A2F70C9567BC0DAAFB49563709DE7C01AF80D2FF4D9E3B0D") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "EEE22559999DCC88840FB3B37AEAA2ADD95D44440C7F7BF376AAAAAAA65511D0") (owner "Xilinx"))
              (property INIT_01 (string "844400FFFBB77762226669D15D5C84044F7333A2AA69D191940C8847777777AA") (owner "Xilinx"))
              (property INIT_02 (string "766666AADDD11558888CCCBBB73FB2A26AE9919DC84C47773F6E6AE265999998") (owner "Xilinx"))
              (property INIT_03 (string "558888888777333FEAA66661115559C04C4CB7377F6222A19959C080843FB777") (owner "Xilinx"))
              (property INIT_04 (string "B73FA66666555599DCC004488BBFFFBBA62EA29159D9408CCB7F77662E6E59D1") (owner "Xilinx"))
              (property INIT_05 (string "1D5D58C04488BBBBB776222EEA955551104448C07F7FB7266E6111918848C0B3") (owner "Xilinx"))
              (property INIT_06 (string "887BF3B2A62EA55555554488CCC3377BBBAAEEAAA51D919148C843BFFB6E6666") (owner "Xilinx"))
              (property INIT_07 (string "EA6E55551C4C48C377BBBAAAAA66111DD995444000477BF37E6EA6255D510080") (owner "Xilinx"))
              (property INIT_08 (string "4C4000B3BB7AE2A2951D9554444444BBFFF33666AAAAD999951C80804BFB73AE") (owner "Xilinx"))
              (property INIT_09 (string "7BEA62AED95D54440C7F7BF36AAAAAA99955110CC884477333776AE26E6D9515") (owner "Xilinx"))
              (property INIT_0A (string "5D5D84044C7333B2AA6AD191950C8444777777BAEEE226659999D988840CB3B3") (owner "Xilinx"))
              (property INIT_0B (string "B73FB3A26AEA519DD84C44B73F7F6AE26A9999999844000CFBB7777622666AD1") (owner "Xilinx"))
              (property INIT_0C (string "215559D04C4C87377F7222A29959D080840FB777776666AAEDD115558888C88B") (owner "Xilinx"))
              (property INIT_0D (string "88BBBBBBB62EA2A159D9508CC87F77B62E6E69D1599888888877333FFBA66666") (owner "Xilinx"))
              (property INIT_0E (string "EAA95555154448C04F7FB7366E6211919848C083B73FB666666655999DD00444") (owner "Xilinx"))
              (property INIT_0F (string "8CC03777BBBBAAAAA61D919158C840BFFB7E66A62D5D59C048888BBBBB77222E") (owner "Xilinx"))
              (property INIT_10 (string "AA66221DD999544404447BF37F6EA6265D511080884BF3B3A62EA65555555488") (owner "Xilinx"))
              (property INIT_11 (string "4444448BBFF33766AAAAA999951D808048FB73BEEA6E65951D4C48C07BBBBBBA") (owner "Xilinx"))
              (property INIT_12 (string "7AAAAAAA9955111CC888444777777BE26E6E95155C400083BB7BE2A2A61D9555") (owner "Xilinx"))
              (property INIT_13 (string "951C8444447777BBBEE2266699999998840C83B37BFA62AEE95D55840C4F7BF3") (owner "Xilinx"))
              (property INIT_14 (string "3F7F7AE26AA999999944400CCBBB777766666AE15D5D94048C4333B3AA6AE191") (owner "Xilinx"))
              (property INIT_15 (string "A959D180840C8777777666AAAED1155599888888873FB3B26AEA619DD94C4487") (owner "Xilinx"))
              (property INIT_16 (string "C84F77B72E6E6AD1599998888844733FFBBA6666665559D15C4C8407BF7322A2") (owner "Xilinx"))
              (property INIT_17 (string "AE6221919948C080B7FFB766666665999DD10444888BBBBB772EA2A259D9518C") (owner "Xilinx"))
              (property INIT_18 (string "59C8408FFB7F66A62E5D59D1488888BBBB77722EEAAA6555555548C04C7FB737") (owner "Xilinx"))
              (property INIT_19 (string "7F7EA626AD5111808848F3B3B6EEA666555555988CC00477BBBBBAAA662E9191") (owner "Xilinx"))
              (property INIT_1A (string "551D908048CB73BFEA6E66951D5C48C04BBBBBBBAA66622DD999554444444BF3") (owner "Xilinx"))
              (property INIT_1B (string "77777BF26E6EA5159D400080BB7BF2A2A6ED955554444488BFF33777AAAAAAA9") (owner "Xilinx"))
              (property INIT_1C (string "A9999999440C80837BFB62AEEA5D55940C4C7BF37BBAAAAAAA55511DD8884444") (owner "Xilinx"))
              (property INIT_1D (string "C88B77777766AAE25D5D95048C4033B3BA6AE29195DD8444444777BBBFE22666") (owner "Xilinx"))
              (property INIT_1E (string "AEE2155599988888443FB3B36AEA629DD95C44843F7F7BE26AAA99999954400C") (owner "Xilinx"))
              (property INIT_1F (string "8844433FFBBB6666666599D15D4C8404BF7332A2AA59D19184CC8477777776AA") (owner "Xilinx"))
              (property INIT_20 (string "666666999DD1154488888BBB773EA2A26999519CC84C77B73E6E6A2159999988") (owner "Xilinx"))
              (property INIT_21 (string "58888888BB77733EEAAA6655555598C04C4FB737BE6222919958C08087FFB776") (owner "Xilinx"))
              (property INIT_22 (string "B7EEA666615555998CC00447BBBBBBAA662EA1915998408CFB7F76A62E6D5911") (owner "Xilinx"))
              (property INIT_23 (string "1D5D480048BBBBBBBA66622ED9995555444488F37F7FB626AE5111908848C3B3") (owner "Xilinx"))
              (property INIT_24 (string "AB7BF38084CC9555116666AAAFF33377BAAAAAAA551D9180488873BFFA6E66A5") (owner "Xilinx"))
              (property INIT_25 (string "C84D55952E6E6B337BBB88888855511DD9AA66666777BBF34C4C84159D5222A2") (owner "Xilinx"))
              (property INIT_26 (string "AE6223B3BB48C08195D99666226677BBBFF0004488999999562EA2A27BBB708C") (owner "Xilinx"))
              (property INIT_27 (string "7888408DD95D66A62F7F7B3048888D999955622EEAAB7777774488C04D5D9516") (owner "Xilinx"))
              (property INIT_28 (string "5D5EA626AF7333808449D19196EAA667337774888CC011559999AAAA662FB3B3") (owner "Xilinx"))
              (property INIT_29 (string "773F80804899519DEA6E67B73F4C480059999D9AAA66623FFFBB7444444499D1") (owner "Xilinx"))
              (property INIT_2A (string "555599E26E6EB737BF4000819559E2A2A6FBB777004444499DD11166AAAAABBB") (owner "Xilinx"))
              (property INIT_2B (string "BBBBBBB8440C8091599962AEEB7F77840C4C591159AAEEAABB77733CCC884445") (owner "Xilinx"))
              (property INIT_2C (string "CD9955556666AAE37F7FB7448C411191A66AE2B3B3F88444001555599EE22266") (owner "Xilinx"))
              (property INIT_2D (string "AEF33377BB888888451D91926AAA63BFFB4C44841D5D5A266AABFFBBBB44400C") (owner "Xilinx"))
              (property INIT_2E (string "8844511DDD9A66666677BBF37C4C84459D5122A2A67BF37080C885551116666A") (owner "Xilinx"))
              (property INIT_2F (string "2226677BBFF3004488899999552EA2A26BBB738CC84C55951E6E6A277BBBFC88") (owner "Xilinx"))
              (property INIT_30 (string "4888CCD99995522EEEAA6777777788C04C5D9555AE6222B3B778C04091D99566") (owner "Xilinx"))
              (property INIT_31 (string "91EAA666333777788CC0005559999AAA662EB3B37B88408CD95D56A62E7F7B37") (owner "Xilinx"))
              (property INIT_32 (string "3F7C4C044999DDD9AAA6622FFFBB7744444489D15D5DA666AE7333B08448D151") (owner "Xilinx"))
              (property INIT_33 (string "9559D26EA2EBB777300444489DD111556AAAAAAB773FB0804888519DDA6E66B7") (owner "Xilinx"))
              (property INIT_34 (string "EA7F77B40C4C4D15599AEEEAAAB7733FFC884444555599D26E6EA777BF700080") (owner "Xilinx"))
              (property INIT_35 (string "8C401191966AA26FB3FBB440000555599DEE22666BBBBBBB440C8081599952AE") (owner "Xilinx"))
              (property INIT_36 (string "6AAA62BFFF7C48840D9D5D266AAAFFFBBBB4400CCC8955555566AAE26F7FB774") (owner "Xilinx"))
              (property INIT_37 (string "7F4C84449D5112A2A66BB37F80C884511115566AAEEE33777BB88888441D9191") (owner "Xilinx"))
              (property INIT_38 (string "551DA2A26ABB73BCCC4C49951DAE6E267BBBFFC88884411DDD99A6666667BBF3") (owner "Xilinx"))
              (property INIT_39 (string "7777B8C04C4C95559E6222A3B77B804C81D995512226667BBFFF334448888999") (owner "Xilinx"))
              (property INIT_3A (string "599999AA662EA3B37BB8408CCD5D59A62EA37F377888CCC899955112EEAAA677") (owner "Xilinx"))
              (property INIT_3B (string "FFBBB777444488C15D5D9666AE6333B38448815D91DAA6622337777B8CCC0045") (owner "Xilinx"))
              (property INIT_3C (string "8CDD11555AAAAAAA773FB3B04888419DDD6E6AA73FB37C04488DDDD99AA66222") (owner "Xilinx"))
              (property INIT_3D (string "AAA77333FF888444455599D16E6EA677BF7300808559916EA2EAB77333344448") (owner "Xilinx"))
              (property INIT_3E (string "000055599DDE22666AABBBBB770C8080599951AEEE6F7BB70C804C15599DEEEA") (owner "Xilinx"))
              (property INIT_3F (string "6AAEEEFBBBB77000CC8895555556AAE26E7FB7778C400191956AA26EB3FBB740") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "F7FB3B3B3B3B3B3B3B36E6A26AE26AAAAAA662EA6E91D5D919191919191919D0") (owner "Xilinx"))
              (property INIT_01 (string "2A2A2AD5D5D5D5D5D5D5D5D9195D951D944444488C04804C0804C4C7F7F7F7F7") (owner "Xilinx"))
              (property INIT_02 (string "C4C4C4C4C4C808080808083B3B37F7B37BF37BBBBBB772EA6EA2E6EA2A2A2A2A") (owner "Xilinx"))
              (property INIT_03 (string "3B3B3B3B3A2A2A26E6E6E6E6E6E6E6EA2A6E951D955555599D15915D1904C4C4") (owner "Xilinx"))
              (property INIT_04 (string "1915D5D5D5D5D5D5D5D91919180808080804C48048C048888BB773FB7FB3F7FB") (owner "Xilinx"))
              (property INIT_05 (string "4C80C4C808083B3B3B3B3B37F7F7F7F7F7F7F7FB2A6EA62EA666666AAE26A25D") (owner "Xilinx"))
              (property INIT_06 (string "BF26A26E2A26E6E6E6E6E6E6E6E91919191919191915D59159D15888888440C8") (owner "Xilinx"))
              (property INIT_07 (string "999551D95D91D5D80808080808080804C4C4C4C4C4C7F7FB3B7FB73FB777777B") (owner "Xilinx"))
              (property INIT_08 (string "8444447BBF37B37F3B37F7F7F7F7F7E6E6EA2A2A2A2A2A2A2A26E6A269D15999") (owner "Xilinx"))
              (property INIT_09 (string "6AE26AAAAAA662EA6E91D5D91919191919191915D5D5D4C4C4C4C4C8084C840C") (owner "Xilinx"))
              (property INIT_0A (string "195D951D954444488C04804C0804C4C4F7F7F7F7F7FB3B3B3B3B3B3B3B37E6A2") (owner "Xilinx"))
              (property INIT_0B (string "3B37F7B37BF37BBBBBB773EA6EA2E6EA2A2A2A2A2A2A2A26D5D5D5D5D5D5D5D9") (owner "Xilinx"))
              (property INIT_0C (string "E6E6E6EA2A6EA51D955555599D15915D1914C4C4C4C4C4C4C4C808080808080B") (owner "Xilinx"))
              (property INIT_0D (string "190808080804C48048C0488888B773FB7FB3F7FB3B3B3B3B3B2A2A26E6E6E6E6") (owner "Xilinx"))
              (property INIT_0E (string "F7F7F7F7F7F7F7FB3A6EA62EA666666AAE26A26D1915D5D5D5D5D5D5D5D91919") (owner "Xilinx"))
              (property INIT_0F (string "E6EA1919191919191915D59159D15988888440C84C80C4C808080B3B3B3B3B37") (owner "Xilinx"))
              (property INIT_10 (string "08080804C4C4C4C4C4C4F7FB3B7FB73FB777777BBF36A26E2A26E6E6E6E6E6E6") (owner "Xilinx"))
              (property INIT_11 (string "F7F7F7F6E6EA2A2A2A2A2A2A2A26E6A26AD15999999551D95D91D5D908080808") (owner "Xilinx"))
              (property INIT_12 (string "1919191919191915D5D5D5D4C4C4C4C8084C840C8444444BBF37B37F3B37F7F7") (owner "Xilinx"))
              (property INIT_13 (string "0804C4C4C4F7F7F7F7FB3B3B3B3B3B3B3B37F6A26AE26AAAAAA662EA6EA1D5D9") (owner "Xilinx"))
              (property INIT_14 (string "6EA2E6EA2A2A2A2A2A2A2A26E5D5D5D5D5D5D5D9195D951D955444488C04804C") (owner "Xilinx"))
              (property INIT_15 (string "9D15915D1915D4C4C4C4C4C4C4C80808080808080B37F7B37BF37BBBBBB773FA") (owner "Xilinx"))
              (property INIT_16 (string "888773FB7FB3F7FB3B3B3B3B3B3B2A26E6E6E6E6E6E6E6EA2A6EA62D95555559") (owner "Xilinx"))
              (property INIT_17 (string "A666666AAE26A26E19D5D5D5D5D5D5D5D5D91919191808080804C48048C04888") (owner "Xilinx"))
              (property INIT_18 (string "59D15998888440C84C80C4C80808083B3B3B3B37F7F7F7F7F7F7F7FB3B6EA62E") (owner "Xilinx"))
              (property INIT_19 (string "3B7FB73FB777777BBF37A26E2AE6E6E6E6E6E6E6E6EA2A19191919191915D591") (owner "Xilinx"))
              (property INIT_1A (string "2A26E6A26AE15999999551D95D91D5D91808080808080804C4C4C4C4C4C4C7FB") (owner "Xilinx"))
              (property INIT_1B (string "C4C4C4C8084C840C84444448BF37B37F3BF7F7F7F7F7F7F7E6EA2A2A2A2A2A2A") (owner "Xilinx"))
              (property INIT_1C (string "3B3B3B3B3B37F7B26AE26AAAAAA662EA6EA2D5D91919191919191915D5D5D5D5") (owner "Xilinx"))
              (property INIT_1D (string "E6E5D5D5D5D5D5D9195D951D955544488C04804C08C4C4C4C4C7F7F7F7FB3B3B") (owner "Xilinx"))
              (property INIT_1E (string "C4C80808080808080837F7B37BF37BBBBBB773FB6EA2E6EA2A2A2A2A2A2A2A26") (owner "Xilinx"))
              (property INIT_1F (string "3B3B3A26E6E6E6E6E6E6E6EA2A6EA62E955555599D15915D19D5D5C4C4C4C4C4") (owner "Xilinx"))
              (property INIT_20 (string "D5D5D5D5D5D91919191918080804C48048C04888888473FB7FB3F73B3B3B3B3B") (owner "Xilinx"))
              (property INIT_21 (string "080808083B3B3B37F7F7F7F7F7F7F7FB3B7EA62EA666666AAE26A26E29D5D5D5") (owner "Xilinx"))
              (property INIT_22 (string "2AE6E6E6E6E6E6E6E6EA2A29191919191915D59159D15999888440C84C80C408") (owner "Xilinx"))
              (property INIT_23 (string "5D91D5191908080808080804C4C4C4C4C4C4C4FB3B7FB73FB777777BBF37B26E") (owner "Xilinx"))
              (property INIT_24 (string "9D15916E2AE6E6E6E6E6E6E6E6EA2A2A2A2A2A2A2A26E6A26AE25999999551D9") (owner "Xilinx"))
              (property INIT_25 (string "BBB773FB7FB3F73B3B3B080808080804C4C4C4C4C4C4C4C8195D951D95555559") (owner "Xilinx"))
              (property INIT_26 (string "844444488C15915D19D5D5D5D5D5D5D5D5DA2A2A2A2A2A2A2A26E6A26AE26BBB") (owner "Xilinx"))
              (property INIT_27 (string "5AE26AAAAAA662EA6EA2E62B3B3B3B3B3B3B3B37F7F7F7F7F7C4C4C8084C840C") (owner "Xilinx"))
              (property INIT_28 (string "3B7FB73FB77777488C04804C08C4C4C4C4C4C5D5D5D91919191919191915D591") (owner "Xilinx"))
              (property INIT_29 (string "0804D59159D15999999551D95DA2E62A2A2A2A2A2A2A2A26E6E6E7F7F7F7F7FB") (owner "Xilinx"))
              (property INIT_2A (string "E6E6E6EA2A6EA62EA677777BBF37B37F3BF7F7F7C4C4C4C4C4C8080808080808") (owner "Xilinx"))
              (property INIT_2B (string "3B3B3B380804C48048C04888888440D95D91D5191919191919191916E6E6E6E6") (owner "Xilinx"))
              (property INIT_2C (string "D5D5D5D5D5D5D5D9195D952EA666666AAE26A26E2AE7F7F7F7F7F7F7F7FB3B3B") (owner "Xilinx"))
              (property INIT_2D (string "E6EA2A2A2A3B3B3B3B37F7B37BF37BBBBB8440C84C80C4080808080808191915") (owner "Xilinx"))
              (property INIT_2E (string "08080804C4C4C4C4C4C4C4C8095D951D955555599D15915E2AE6E6E6E6E6E6E6") (owner "Xilinx"))
              (property INIT_2F (string "D5D5D5D5D5D92A2A2A2A2A2A2A26E6A26AE26ABBBBB773FB7FB3F73B3B3B3808") (owner "Xilinx"))
              (property INIT_30 (string "3B3B3B3B3B3B3B37F7F7F7F7F7F7C4C8084C840C844444488C05915D19D5D5D5") (owner "Xilinx"))
              (property INIT_31 (string "08C4C4C4C4C4C4C5D5D91919191919191915D59159E26AAAAAA662EA6EA2E62A") (owner "Xilinx"))
              (property INIT_32 (string "5D92E62A2A2A2A2A2A2A2A26E6E6E6F7F7F7F7FB3B7FB73FB77777788C04804C") (owner "Xilinx"))
              (property INIT_33 (string "BF37B37B3BF7F7F7F4C4C4C4C4C80808080808080804C59159D15999999551D9") (owner "Xilinx"))
              (property INIT_34 (string "888440C95D91D5191919191919191915D6E6E6E6E6E6E6EA2A6EA62EA667777B") (owner "Xilinx"))
              (property INIT_35 (string "A666666AAE26A26A2AE6E7F7F7F7F7F7F7F73B3B3B3B3B3B0804C48048C04888") (owner "Xilinx"))
              (property INIT_36 (string "7BF37BBBBBB440C84C80C4080808080808091915D5D5D5D5D5D5D5D9195D951E") (owner "Xilinx"))
              (property INIT_37 (string "085D951D955555599D1591592AE6E6E6E6E6E6E6E6E62A2A2A2B3B3B3B37F7B3") (owner "Xilinx"))
              (property INIT_38 (string "2A26E6A26AE26AABBBB773FB7FB3F73B3B3B3B0808080804C4C4C4C4C4C4C4C8") (owner "Xilinx"))
              (property INIT_39 (string "F7F7F4C8084C840C844444488C04915919D5D5D5D5D5D5D5D5D5192A2A2A2A2A") (owner "Xilinx"))
              (property INIT_3A (string "191919191915D59159D26AAAAAA662EA6EA6E62A2B3B3B3B3B3B3B3BF7F7F7F7") (owner "Xilinx"))
              (property INIT_3B (string "E6E6E6E6F7F7F7FB3B7FB73FB777777B8C04804808C4C4C4C4C4C4C4D5D51919") (owner "Xilinx"))
              (property INIT_3C (string "C4C40808080808080804C48159D15999999551D95D95D62A2A2A2A2A2A2A2A2A") (owner "Xilinx"))
              (property INIT_3D (string "19191919D5E6E6E6E6E6E6EA2A6EA62EA666777BBF37B37B3BF7F7F7F7F4C4C4") (owner "Xilinx"))
              (property INIT_3E (string "F7F7F7F7F7F73B3B3B3B3B3B3B04C48048C04888888440C85D95D51919191919") (owner "Xilinx"))
              (property INIT_3F (string "0808080808080919D5D5D5D5D5D5D5D9195D951DA666666AAE26A26A2AE6E6F7") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "7BBF3377BBFF3377BBFFF337777BBBBBBBBBBB777333FFBBB7733FFBB7733FB0") (owner "Xilinx"))
              (property INIT_01 (string "84400C884400CC884400CC888440000CCCCCCCCCCC00044488CCC0077BBFF337") (owner "Xilinx"))
              (property INIT_02 (string "599DD115599D115599DD114488CCC00444488888888888444000CC8884400CC8") (owner "Xilinx"))
              (property INIT_03 (string "95511DD995511DD95511DD995511DD999551111DDDDDDDDDDD11155599DDD115") (owner "Xilinx"))
              (property INIT_04 (string "AAEEE2266AAEE2266AAE2266AAEE2266AAEEE226666AAAAAA99999555111DD99") (owner "Xilinx"))
              (property INIT_05 (string "7333FFBBB7732EEAA6622EEA6622EEAA6622EEAAA662222EEEEEEEEEEE222666") (owner "Xilinx"))
              (property INIT_06 (string "FF333777BBFFF3377BBFF3377BBF3377BBFF3377BBFFF337777BBBBBBBBBBB77") (owner "Xilinx"))
              (property INIT_07 (string "888888444000CC8884400CC884400CC84400CC884403FFBBB773333FFFFFFFFF") (owner "Xilinx"))
              (property INIT_08 (string "DDDDDDCCCC00044488CCC004488CC004488C004488CC004488CCC00444488888") (owner "Xilinx"))
              (property INIT_09 (string "55599999999999555111DD9995511DD995511DD95511DD995511DD999551111D") (owner "Xilinx"))
              (property INIT_0A (string "A662222EEEEEEEEEEE222666AAEEE226599DD115599D115599DD115599DDD115") (owner "Xilinx"))
              (property INIT_0B (string "AAEEE226666AAAAAAAAAAA666222EEAAA6622EEAA6622EEA6622EEAA6622EEAA") (owner "Xilinx"))
              (property INIT_0C (string "7733FFBBB773333FFFFFFFFFFF333777BBFFF3377BBFF3377BBF3377BBFF3376") (owner "Xilinx"))
              (property INIT_0D (string "88CC004488CCC0044448888888BBBB777333FFBBB7733FFBB7733FFB7733FFBB") (owner "Xilinx"))
              (property INIT_0E (string "4400CC884400CC888440000CCCCCCCCCCC00044488CCC004488CC004488C0044") (owner "Xilinx"))
              (property INIT_0F (string "599D115599DD115599DDD11555599999999999555111DD9995511CC884400CC8") (owner "Xilinx"))
              (property INIT_10 (string "A6622EEA6622EEAA6622DD999551111DDDDDDDDDDD11155599DDD115599DD115") (owner "Xilinx"))
              (property INIT_11 (string "6AAEE2266AAE2266AAEE2266AAEEE226666AAAAAAAAAAA666222EEAAA6622EEA") (owner "Xilinx"))
              (property INIT_12 (string "B7733FFBB7733FFB7733FFBB7733FFBBB773333FFFFFFFFEEE222666AAEEE226") (owner "Xilinx"))
              (property INIT_13 (string "88CCC00448BFF3377BBF3377BBFF3377BBFFF337777BBBBBBBBBBB777333FFBB") (owner "Xilinx"))
              (property INIT_14 (string "4000CC8884400CC884400CC84400CC884400CC888440000CCCCCCCCCCC000444") (owner "Xilinx"))
              (property INIT_15 (string "DD11155599DDD115599DD115599D115599DD115598CCC0044448888888888844") (owner "Xilinx"))
              (property INIT_16 (string "AAA999555111DD9995511DD995511DD95511DD995511DD999551111DDDDDDDDD") (owner "Xilinx"))
              (property INIT_17 (string "EEEEEEEEEE222666AAAEE2266AAEE2266AAE2266AAEE2266AAEEE226666AAAAA") (owner "Xilinx"))
              (property INIT_18 (string "777BBBBBBBBBBB777333FFBBB7733FEAA6622EEA6622EEAA6622EEAAA662222E") (owner "Xilinx"))
              (property INIT_19 (string "B773333FFFFFFFFFFF333777BBBFF3377BBFF3377BBF3377BBFF3377BBFFF337") (owner "Xilinx"))
              (property INIT_1A (string "88CCC00444488888888888444000CC8884400CC884400CC84400CC884400CFBB") (owner "Xilinx"))
              (property INIT_1B (string "5511DD999551111DDDDDDDDDCC000444888CC004488CC004488C004488CC0044") (owner "Xilinx"))
              (property INIT_1C (string "99DD115599DDD11555599999999999555111DD9995511DD995511DD95511DD99") (owner "Xilinx"))
              (property INIT_1D (string "6622EEAA6622EEAAA662222EEEEEEEEEEE222666AAAEE2266AADD115599D1155") (owner "Xilinx"))
              (property INIT_1E (string "7BBF3377BBFF3377BBEEE226666AAAAAAAAAAA666222EEAAA6622EEAA6622EEA") (owner "Xilinx"))
              (property INIT_1F (string "B7733FFB7733FFBB7733FFBBB773333FFFFFFFFFFF333777BBBFF3377BBFF337") (owner "Xilinx"))
              (property INIT_20 (string "488CC004488C004488CC004488CCC004444888888888BB777333FFFBB7733FFB") (owner "Xilinx"))
              (property INIT_21 (string "95511DD984400CC84400CC884400CC888440000CCCCCCCCCCC000444888CC004") (owner "Xilinx"))
              (property INIT_22 (string "999DD115599DD115599D115599DD115599DDD11555599999999999555111DDD9") (owner "Xilinx"))
              (property INIT_23 (string "6222EEEAA6622EEAA6622EEA6622EEAA6622EE999551111DDDDDDDDDDD111555") (owner "Xilinx"))
              (property INIT_24 (string "EE222666AAAEE2266AAEE2266AAE2266AAEE2266AAEEE226666AAAAAAAAAAA66") (owner "Xilinx"))
              (property INIT_25 (string "999999555111DDD995512EEAA6622EEA6622EEAA6622EEAAA662222EEEEEEEEE") (owner "Xilinx"))
              (property INIT_26 (string "DDDDDDDDDD111555999DD115599DD115599D115599DD115599DDD11555599999") (owner "Xilinx"))
              (property INIT_27 (string "44488888888888444000CCC884400CC884400CC84400CC884411DD999551111D") (owner "Xilinx"))
              (property INIT_28 (string "B773333FFFFFFFCCCC000444888CC004488CC004488C004488CC004488CCC004") (owner "Xilinx"))
              (property INIT_29 (string "BBFFF337777BBBBBBBBBBB777333FFFBB7733FFBB7733FFB7733FFBB7733FFBB") (owner "Xilinx"))
              (property INIT_2A (string "6622EEAAA662222EEEEEEEEEEE222666AAAEE2267BBFF3377BBF3377BBFF3377") (owner "Xilinx"))
              (property INIT_2B (string "99DD1156AAEEE226666AAAAAAAAAAA666222EEEAA6622EEAA6622EEA6622EEAA") (owner "Xilinx"))
              (property INIT_2C (string "5511DD995511DD999551111DDDDDDDDDDD111555999DD115599DD115599D1155") (owner "Xilinx"))
              (property INIT_2D (string "488C004488CC004488CCC00444488888889999555111DDD995511DD995511DD9") (owner "Xilinx"))
              (property INIT_2E (string "84400CC84400CC884400CC888440000CCCCCCCCCCC000444888CC004488CC004") (owner "Xilinx"))
              (property INIT_2F (string "7BBFF3377BBF3377BBFF3377BBFFF337777BBBBBBBBBBB777333FFFBB7733CC8") (owner "Xilinx"))
              (property INIT_30 (string "A6622EEAA6622EEA6622EEAA6622FFBBB773333FFFFFFFFFFF333777BBBFF337") (owner "Xilinx"))
              (property INIT_31 (string "AAAEE2266AAEE2266AAE2266AAEE2266AAEEE226666AAAAAAAAAAA666222EEEA") (owner "Xilinx"))
              (property INIT_32 (string "5111DDD995511DD995511DD95511DD995511DD999551111DDDDDDDDEEE222666") (owner "Xilinx"))
              (property INIT_33 (string "CC000444888CC004499DD115599D115599DD115599DDD1155559999999999955") (owner "Xilinx"))
              (property INIT_34 (string "888888444000CCC884400CC884400CC84400CC884400CC888440000CCCCCCCCC") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFF333777BBBFF3377BBFF3377BBF3377BBFF337788CCC00444488888") (owner "Xilinx"))
              (property INIT_36 (string "666AAAAAAAABBB777333FFFBB7733FFBB7733FFB7733FFBB7733FFBBB773333F") (owner "Xilinx"))
              (property INIT_37 (string "A662222EEEEEEEEEEE222666AAAEE2266AAEE2266AAE2266AAEE2266AAEEE226") (owner "Xilinx"))
              (property INIT_38 (string "99DDD11555599999999999555111DDD995511DEAA6622EEA6622EEAA6622EEAA") (owner "Xilinx"))
              (property INIT_39 (string "4400CD999551111DDDDDDDDDDD111555999DD115599DD115599D115599DD1155") (owner "Xilinx"))
              (property INIT_3A (string "88CC004488CCC00444488888888888444000CCC884400CC884400CC84400CC88") (owner "Xilinx"))
              (property INIT_3B (string "7733FFBB7733FFBBB773333FFFFFFFFFCC000444888CC004488CC004488C0044") (owner "Xilinx"))
              (property INIT_3C (string "7BBF3377BBFF3377BBFFF337777BBBBBBBBBBB777333FFFBB7733FFBB7733FFB") (owner "Xilinx"))
              (property INIT_3D (string "A6622EEA6622EEAA6622EEAAA662222EEEEEEEEEEE222666AAAEE2266AAFF337") (owner "Xilinx"))
              (property INIT_3E (string "599DD115599D115599DD115599EEE226666AAAAAAAAAAA666222EEEAA6622EEA") (owner "Xilinx"))
              (property INIT_3F (string "95511DD995511DD95511DD995511DD999551111DDDDDDDDDDD111555999DD115") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "6666AAAAAAAAEEEEEEEEE22222222222222222222222EEEEEEEEEAAAAAAAA660") (owner "Xilinx"))
              (property INIT_01 (string "BBBBB777777733333333FFFFFFFFFFFBBBBBBBBBBBFFFFFFFFFFF33222222666") (owner "Xilinx"))
              (property INIT_02 (string "333337777777BBBBBBBBFFFFFFFFF33333333333333333333333FFFFFFFFFBBB") (owner "Xilinx"))
              (property INIT_03 (string "FFFFFBBBBBBBB777777733333333FFFFFFFFFFFBBBBBBBBBBBFFFFFFFFFFF333") (owner "Xilinx"))
              (property INIT_04 (string "FFFFF333333337777777BBBBBBBBFFFFFFFFF33333333333333333333333FFFF") (owner "Xilinx"))
              (property INIT_05 (string "3333FFFFFFFFFBBBBBBBB777777733333333FFFFFFFFFFFBBBBBBBBBBBFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "BBFFFFFFFFFFF333333337777777BBBBBBBBFFFFFFFFF3333333333333333333") (owner "Xilinx"))
              (property INIT_07 (string "000000000000CCCCCCCCC88888888444444400000003FFFFFFFFFFFBBBBBBBBB") (owner "Xilinx"))
              (property INIT_08 (string "8888888888CCCCCCCCCCC00000000444444488888888CCCCCCCCC00000000000") (owner "Xilinx"))
              (property INIT_09 (string "00000000000000000000CCCCCCCCC88888888444444400000000CCCCCCCCCCC8") (owner "Xilinx"))
              (property INIT_0A (string "CCCCCCC88888888888CCCCCCCCCCC00000000444444488888888CCCCCCCCC000") (owner "Xilinx"))
              (property INIT_0B (string "CCCCC00000000000000000000000CCCCCCCCC88888888444444400000000CCCC") (owner "Xilinx"))
              (property INIT_0C (string "0000CCCCCCCCCCC88888888888CCCCCCCCCCC00000000444444488888888CCCC") (owner "Xilinx"))
              (property INIT_0D (string "9999DDDDDDDDD11111111111110000000000CCCCCCCCC8888888844444440000") (owner "Xilinx"))
              (property INIT_0E (string "555511111111DDDDDDDDDDD99999999999DDDDDDDDDDD1111111155555559999") (owner "Xilinx"))
              (property INIT_0F (string "555599999999DDDDDDDDD11111111111111111111111DDDDDDDDD99999999555") (owner "Xilinx"))
              (property INIT_10 (string "99999555555511111111DDDDDDDDDDD99999999999DDDDDDDDDDD11111111555") (owner "Xilinx"))
              (property INIT_11 (string "11111555555599999999DDDDDDDDD11111111111111111111111DDDDDDDDD999") (owner "Xilinx"))
              (property INIT_12 (string "DDDDD99999999555555511111111DDDDDDDDDDD99999999999DDDDDDDDDDD111") (owner "Xilinx"))
              (property INIT_13 (string "EEEEE22222111555555599999999DDDDDDDDD11111111111111111111111DDDD") (owner "Xilinx"))
              (property INIT_14 (string "2222EEEEEEEEEAAAAAAAA666666622222222EEEEEEEEEEEAAAAAAAAAAAEEEEEE") (owner "Xilinx"))
              (property INIT_15 (string "AAEEEEEEEEEEE222222226666666AAAAAAAAEEEEEEEEE2222222222222222222") (owner "Xilinx"))
              (property INIT_16 (string "222222222222EEEEEEEEEAAAAAAAA666666622222222EEEEEEEEEEEAAAAAAAAA") (owner "Xilinx"))
              (property INIT_17 (string "AAAAAAAAAAEEEEEEEEEEE222222226666666AAAAAAAAEEEEEEEEE22222222222") (owner "Xilinx"))
              (property INIT_18 (string "22222222222222222222EEEEEEEEEAAAAAAAA666666622222222EEEEEEEEEEEA") (owner "Xilinx"))
              (property INIT_19 (string "EEEEEEEAAAAAAAAAAAEEEEEEEEEEE222222226666666AAAAAAAAEEEEEEEEE222") (owner "Xilinx"))
              (property INIT_1A (string "FFFFF33333333333333333333333FFFFFFFFFBBBBBBBB777777733333333FEEE") (owner "Xilinx"))
              (property INIT_1B (string "3333FFFFFFFFFFFBBBBBBBBBBBFFFFFFFFFFF333333337777777BBBBBBBBFFFF") (owner "Xilinx"))
              (property INIT_1C (string "BBBBFFFFFFFFF33333333333333333333333FFFFFFFFFBBBBBBBB77777773333") (owner "Xilinx"))
              (property INIT_1D (string "777733333333FFFFFFFFFFFBBBBBBBBBBBFFFFFFFFFFF333333337777777BBBB") (owner "Xilinx"))
              (property INIT_1E (string "7777BBBBBBBBFFFFFFFFF33333333333333333333333FFFFFFFFFBBBBBBBB777") (owner "Xilinx"))
              (property INIT_1F (string "BBBBB777777733333333FFFFFFFFFFFBBBBBBBBBBBFFFFFFFFFFF33333333777") (owner "Xilinx"))
              (property INIT_20 (string "00000444444488888888CCCCCCCCC00000000000000033333333FFFFFFFFFBBB") (owner "Xilinx"))
              (property INIT_21 (string "CCCCC88888888444444400000000CCCCCCCCCCC88888888888CCCCCCCCCCC000") (owner "Xilinx"))
              (property INIT_22 (string "CCCCC00000000444444488888888CCCCCCCCC00000000000000000000000CCCC") (owner "Xilinx"))
              (property INIT_23 (string "0000CCCCCCCCC88888888444444400000000CCCCCCCCCCC88888888888CCCCCC") (owner "Xilinx"))
              (property INIT_24 (string "88CCCCCCCCCCC00000000444444488888888CCCCCCCCC0000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "000000000000CCCCCCCCC88888888444444400000000CCCCCCCCCCC888888888") (owner "Xilinx"))
              (property INIT_26 (string "8888888888CCCCCCCCCCC00000000444444488888888CCCCCCCCC00000000000") (owner "Xilinx"))
              (property INIT_27 (string "00000000000000000000CCCCCCCCC88888888444444400000000CCCCCCCCCCC8") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFBBBBBBB8888CCCCCCCCCCC00000000444444488888888CCCCCCCCC000") (owner "Xilinx"))
              (property INIT_29 (string "FFFFF33333333333333333333333FFFFFFFFFBBBBBBBB777777733333333FFFF") (owner "Xilinx"))
              (property INIT_2A (string "3333FFFFFFFFFFFBBBBBBBBBBBFFFFFFFFFFF333333337777777BBBBBBBBFFFF") (owner "Xilinx"))
              (property INIT_2B (string "BBBBFFFFFFFFF33333333333333333333333FFFFFFFFFBBBBBBBB77777773333") (owner "Xilinx"))
              (property INIT_2C (string "777733333333FFFFFFFFFFFBBBBBBBBBBBFFFFFFFFFFF333333337777777BBBB") (owner "Xilinx"))
              (property INIT_2D (string "7777BBBBBBBBFFFFFFFFF33333333333333333333333FFFFFFFFFBBBBBBBB777") (owner "Xilinx"))
              (property INIT_2E (string "BBBBB777777733333333FFFFFFFFFFFBBBBBBBBBBBFFFFFFFFFFF33333333777") (owner "Xilinx"))
              (property INIT_2F (string "222226666666AAAAAAAAEEEEEEEEE22222222222222222222222EEEEEEEEEBBB") (owner "Xilinx"))
              (property INIT_30 (string "EEEEEAAAAAAAA666666622222222EEEEEEEEEEEAAAAAAAAAAAEEEEEEEEEEE222") (owner "Xilinx"))
              (property INIT_31 (string "EEEEE222222226666666AAAAAAAAEEEEEEEEE22222222222222222222222EEEE") (owner "Xilinx"))
              (property INIT_32 (string "2222EEEEEEEEEAAAAAAAA666666622222222EEEEEEEEEEEAAAAAAAAAAAEEEEEE") (owner "Xilinx"))
              (property INIT_33 (string "AAEEEEEEEEEEE222222226666666AAAAAAAAEEEEEEEEE2222222222222222222") (owner "Xilinx"))
              (property INIT_34 (string "222222222222EEEEEEEEEAAAAAAAA666666622222222EEEEEEEEEEEAAAAAAAAA") (owner "Xilinx"))
              (property INIT_35 (string "9999999999DDDDDDDDDDD11111111555555599999999DDDDEEEEE22222222222") (owner "Xilinx"))
              (property INIT_36 (string "11111111111111111111DDDDDDDDD99999999555555511111111DDDDDDDDDDD9") (owner "Xilinx"))
              (property INIT_37 (string "DDDDDDD99999999999DDDDDDDDDDD11111111555555599999999DDDDDDDDD111") (owner "Xilinx"))
              (property INIT_38 (string "DDDDD11111111111111111111111DDDDDDDDD99999999555555511111111DDDD") (owner "Xilinx"))
              (property INIT_39 (string "1111DDDDDDDDDDD99999999999DDDDDDDDDDD11111111555555599999999DDDD") (owner "Xilinx"))
              (property INIT_3A (string "9999DDDDDDDDD11111111111111111111111DDDDDDDDD9999999955555551111") (owner "Xilinx"))
              (property INIT_3B (string "444400000000CCCCCCCCCCC88888888899DDDDDDDDDDD1111111155555559999") (owner "Xilinx"))
              (property INIT_3C (string "444488888888CCCCCCCCC00000000000000000000000CCCCCCCCC88888888444") (owner "Xilinx"))
              (property INIT_3D (string "88888444444400000000CCCCCCCCCCC88888888888CCCCCCCCCCC00000000444") (owner "Xilinx"))
              (property INIT_3E (string "00000444444488888888CCCCCCCCC00000000000000000000000CCCCCCCCC888") (owner "Xilinx"))
              (property INIT_3F (string "CCCCC88888888444444400000000CCCCCCCCCCC88888888888CCCCCCCCCCC000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 2) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 2) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "4444444444444444444448888888888888888888888844444444444444444440") (owner "Xilinx"))
              (property INIT_01 (string "4444444444444444444400000000000000000000000000000000044444444444") (owner "Xilinx"))
              (property INIT_02 (string "4444444444444444444444444444488888888888888888888888444444444444") (owner "Xilinx"))
              (property INIT_03 (string "4444444444444444444444444444000000000000000000000000000000000444") (owner "Xilinx"))
              (property INIT_04 (string "0000044444444444444444444444444444444888888888888888888888884444") (owner "Xilinx"))
              (property INIT_05 (string "8888444444444444444444444444444444440000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000444444444444444444444444444444448888888888888888888") (owner "Xilinx"))
              (property INIT_07 (string "9999999999995555555555555555555555555555555400000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "1111111111111111111115555555555555555555555555555555599999999999") (owner "Xilinx"))
              (property INIT_09 (string "9999999999999999999955555555555555555555555555555555111111111111") (owner "Xilinx"))
              (property INIT_0A (string "1111111111111111111111111111155555555555555555555555555555555999") (owner "Xilinx"))
              (property INIT_0B (string "5555599999999999999999999999555555555555555555555555555555551111") (owner "Xilinx"))
              (property INIT_0C (string "5555111111111111111111111111111111111555555555555555555555555555") (owner "Xilinx"))
              (property INIT_0D (string "5555555555555999999999999999999999995555555555555555555555555555") (owner "Xilinx"))
              (property INIT_0E (string "5555555555551111111111111111111111111111111115555555555555555555") (owner "Xilinx"))
              (property INIT_0F (string "5555555555555555555559999999999999999999999955555555555555555555") (owner "Xilinx"))
              (property INIT_10 (string "5555555555555555555511111111111111111111111111111111155555555555") (owner "Xilinx"))
              (property INIT_11 (string "5555555555555555555555555555599999999999999999999999555555555555") (owner "Xilinx"))
              (property INIT_12 (string "5555555555555555555555555555111111111111111111111111111111111555") (owner "Xilinx"))
              (property INIT_13 (string "1111155555555555555555555555555555555999999999999999999999995555") (owner "Xilinx"))
              (property INIT_14 (string "9999555555555555555555555555555555551111111111111111111111111111") (owner "Xilinx"))
              (property INIT_15 (string "1111111111111555555555555555555555555555555559999999999999999999") (owner "Xilinx"))
              (property INIT_16 (string "9999999999995555555555555555555555555555555511111111111111111111") (owner "Xilinx"))
              (property INIT_17 (string "1111111111111111111115555555555555555555555555555555599999999999") (owner "Xilinx"))
              (property INIT_18 (string "9999999999999999999955555555555555555555555555555555111111111111") (owner "Xilinx"))
              (property INIT_19 (string "1111111111111111111111111111155555555555555555555555555555555999") (owner "Xilinx"))
              (property INIT_1A (string "5555599999999999999999999999555555555555555555555555555555551111") (owner "Xilinx"))
              (property INIT_1B (string "5555111111111111111111111111111111111555555555555555555555555555") (owner "Xilinx"))
              (property INIT_1C (string "5555555555555999999999999999999999995555555555555555555555555555") (owner "Xilinx"))
              (property INIT_1D (string "5555555555551111111111111111111111111111111115555555555555555555") (owner "Xilinx"))
              (property INIT_1E (string "5555555555555555555559999999999999999999999955555555555555555555") (owner "Xilinx"))
              (property INIT_1F (string "5555555555555555555511111111111111111111111111111111155555555555") (owner "Xilinx"))
              (property INIT_20 (string "66666666666666666666666666666AAAAAAAAAAAAAAA99999999555555555555") (owner "Xilinx"))
              (property INIT_21 (string "6666666666666666666666666666222222222222222222222222222222222666") (owner "Xilinx"))
              (property INIT_22 (string "2222266666666666666666666666666666666AAAAAAAAAAAAAAAAAAAAAAA6666") (owner "Xilinx"))
              (property INIT_23 (string "AAAA666666666666666666666666666666662222222222222222222222222222") (owner "Xilinx"))
              (property INIT_24 (string "222222222222266666666666666666666666666666666AAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_25 (string "AAAAAAAAAAAA6666666666666666666666666666666622222222222222222222") (owner "Xilinx"))
              (property INIT_26 (string "22222222222222222222266666666666666666666666666666666AAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_27 (string "AAAAAAAAAAAAAAAAAAAA66666666666666666666666666666666222222222222") (owner "Xilinx"))
              (property INIT_28 (string "1111111111111122222222222222266666666666666666666666666666666AAA") (owner "Xilinx"))
              (property INIT_29 (string "5555599999999999999999999999555555555555555555555555555555551111") (owner "Xilinx"))
              (property INIT_2A (string "5555111111111111111111111111111111111555555555555555555555555555") (owner "Xilinx"))
              (property INIT_2B (string "5555555555555999999999999999999999995555555555555555555555555555") (owner "Xilinx"))
              (property INIT_2C (string "5555555555551111111111111111111111111111111115555555555555555555") (owner "Xilinx"))
              (property INIT_2D (string "5555555555555555555559999999999999999999999955555555555555555555") (owner "Xilinx"))
              (property INIT_2E (string "5555555555555555555511111111111111111111111111111111155555555555") (owner "Xilinx"))
              (property INIT_2F (string "5555555555555555555555555555599999999999999999999999555555555555") (owner "Xilinx"))
              (property INIT_30 (string "5555555555555555555555555555111111111111111111111111111111111555") (owner "Xilinx"))
              (property INIT_31 (string "1111155555555555555555555555555555555999999999999999999999995555") (owner "Xilinx"))
              (property INIT_32 (string "9999555555555555555555555555555555551111111111111111111111111111") (owner "Xilinx"))
              (property INIT_33 (string "1111111111111555555555555555555555555555555559999999999999999999") (owner "Xilinx"))
              (property INIT_34 (string "9999999999995555555555555555555555555555555511111111111111111111") (owner "Xilinx"))
              (property INIT_35 (string "1111111111111111111115555555555555555555555555555555599999999999") (owner "Xilinx"))
              (property INIT_36 (string "9999999999999999999955555555555555555555555555555555111111111111") (owner "Xilinx"))
              (property INIT_37 (string "1111111111111111111111111111155555555555555555555555555555555999") (owner "Xilinx"))
              (property INIT_38 (string "5555599999999999999999999999555555555555555555555555555555551111") (owner "Xilinx"))
              (property INIT_39 (string "5555111111111111111111111111111111111555555555555555555555555555") (owner "Xilinx"))
              (property INIT_3A (string "5555555555555999999999999999999999995555555555555555555555555555") (owner "Xilinx"))
              (property INIT_3B (string "5555555555551111111111111111111111111111111115555555555555555555") (owner "Xilinx"))
              (property INIT_3C (string "5555555555555555555559999999999999999999999955555555555555555555") (owner "Xilinx"))
              (property INIT_3D (string "5555555555555555555511111111111111111111111111111111155555555555") (owner "Xilinx"))
              (property INIT_3E (string "5555555555555555555555555555599999999999999999999999555555555555") (owner "Xilinx"))
              (property INIT_3F (string "5555555555555555555555555555111111111111111111111111111111111555") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21_INV_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "8A438A438A438943894488448744864485448344824481447F447D447C447A44") (owner "Xilinx"))
              (property INIT_01 (string "78437A437C437D437F43814382438443854386438743884389438A438A438A43") (owner "Xilinx"))
              (property INIT_02 (string "574259425B425D42604262426442664268426A426C426E427043724374437643") (owner "Xilinx"))
              (property INIT_03 (string "38413A423B423D423F42414243424542474249424B424D424F42514253425542") (owner "Xilinx"))
              (property INIT_04 (string "2E412D412D412D412D412D412D412E412E412F41304131413241344135413641") (owner "Xilinx"))
              (property INIT_05 (string "47404540434041403F403D403B403A4038403640354033413241314130412F41") (owner "Xilinx"))
              (property INIT_06 (string "684066406440624060405E405C405A4057405540534051404F404D404B404940") (owner "Xilinx"))
              (property INIT_07 (string "853F833F823F813F7F3F7D3F7C3F7A3F783F763F743F723F703F6E3F6C3F6A40") (owner "Xilinx"))
              (property INIT_08 (string "853E863E873E883E893E8A3E8A3E8A3E8A3F8A3F8A3F893F893F883F873F863F") (owner "Xilinx"))
              (property INIT_09 (string "683E6A3E6C3E6E3E703E723E743E763E783E7A3E7C3E7D3E7F3E813E823E843E") (owner "Xilinx"))
              (property INIT_0A (string "473D493D4B3D4D3D4F3D513D533D553D573D593D5B3D5D3D603D623D643D663E") (owner "Xilinx"))
              (property INIT_0B (string "2E3C2F3C303C313C323C343D353D363D383D3A3D3B3D3D3D3F3D413D433D453D") (owner "Xilinx"))
              (property INIT_0C (string "383C363C353C333C323C313C303C2F3C2E3C2D3C2D3C2D3C2D3C2D3C2D3C2E3C") (owner "Xilinx"))
              (property INIT_0D (string "573B553B533B513B4F3B4D3B4B3B493B473B453B433B413B3F3B3D3B3B3C3A3C") (owner "Xilinx"))
              (property INIT_0E (string "783A763A743B723B703B6E3B6C3B6A3B683B663B643B623B603B5E3B5C3B5A3B") (owner "Xilinx"))
              (property INIT_0F (string "8A3A8A3A8A3A893A893A883A873A863A853A833A823A813A7F3A7D3A7C3A7A3A") (owner "Xilinx"))
              (property INIT_10 (string "78397A397C397D397F398139823984398539863987398839893A8A3A8A3A8A3A") (owner "Xilinx"))
              (property INIT_11 (string "573859395B395D39603962396439663968396A396C396E397039723974397639") (owner "Xilinx"))
              (property INIT_12 (string "38383A383B383D383F38413843384538473849384B384D384F38513853385538") (owner "Xilinx"))
              (property INIT_13 (string "2E372D372D372D372D372D372D372E372E372F38303831383238343835383638") (owner "Xilinx"))
              (property INIT_14 (string "47364537433741373F373D373B373A3738373637353733373237313730372F37") (owner "Xilinx"))
              (property INIT_15 (string "683666366436623660365E365C365A3657365536533651364F364D364B364936") (owner "Xilinx"))
              (property INIT_16 (string "85358335823581357F357D357C367A36783676367436723670366E366C366A36") (owner "Xilinx"))
              (property INIT_17 (string "853586358735883589358A358A358A358A358A358A3589358935883587358635") (owner "Xilinx"))
              (property INIT_18 (string "68346A346C346E34703472347434763478347A347C347D347F34813482348434") (owner "Xilinx"))
              (property INIT_19 (string "473349334B334D334F34513453345534573459345B345D346034623464346634") (owner "Xilinx"))
              (property INIT_1A (string "2E332F3330333133323334333533363338333A333B333D333F33413343334533") (owner "Xilinx"))
              (property INIT_1B (string "38323632353233323232313230322F322E322D322D322D322D322D332D332E33") (owner "Xilinx"))
              (property INIT_1C (string "57315531533151314F324D324B32493247324532433241323F323D323B323A32") (owner "Xilinx"))
              (property INIT_1D (string "783176317431723170316E316C316A31683166316431623160315E315C315A31") (owner "Xilinx"))
              (property INIT_1E (string "8A308A308A308930893088308730863085308331823181317F317D317C317A31") (owner "Xilinx"))
              (property INIT_1F (string "782F7A2F7C2F7D307F30813082308430853086308730883089308A308A308A30") (owner "Xilinx"))
              (property INIT_20 (string "572F592F5B2F5D2F602F622F642F662F682F6A2F6C2F6E2F702F722F742F762F") (owner "Xilinx"))
              (property INIT_21 (string "382E3A2E3B2E3D2E3F2E412E432E452F472F492F4B2F4D2F4F2F512F532F552F") (owner "Xilinx"))
              (property INIT_22 (string "2E2E2D2E2D2E2D2E2D2E2D2E2D2E2E2E2E2E2F2E302E312E322E342E352E362E") (owner "Xilinx"))
              (property INIT_23 (string "472D452D432D412D3F2D3D2D3B2D3A2D382D362D352D332D322D312D302D2F2D") (owner "Xilinx"))
              (property INIT_24 (string "00000000000000000000000000005A2D572D552D532D512D4F2D4D2D4B2D492D") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "DECFC0DB73E8F8F45101820D8D1A76264032EE3E834A02556C60C56C0E764881") (owner "Xilinx"))
              (property INIT_01 (string "6C25462F1338D142804C1C55A360136A6874A07FB78AAA9575A015AB88B7CBC3") (owner "Xilinx"))
              (property INIT_02 (string "A596C19FDDA8F9B115BA30C24ACB62D478DD8AE698EFA2F8A601A40A9A13881C") (owner "Xilinx"))
              (property INIT_03 (string "8FF93704EE0FB3198524622E4A383A42314C3056345F3E694D725F7B74848C8D") (owner "Xilinx"))
              (property INIT_04 (string "8738E7447550315B1E683C748980048DAB997AA56FB286BEBCCA0ED679E2FAEE") (owner "Xilinx"))
              (property INIT_05 (string "579959A262AB74B490BEB7C7EAD12BDA7DE4E1EE59F8E902940D5C174522522D") (owner "Xilinx"))
              (property INIT_06 (string "B00A9E13891C7126572F3C3720400349E752CC5BB2649A6D8575737E64875B90") (owner "Xilinx"))
              (property INIT_07 (string "4163EF6F847A02866D91C69C0FA749B277BC9AC7B3D1C3DBCBE4CDEEC8F8BE01") (owner "Xilinx"))
              (property INIT_08 (string "68A5A0B0B7BAAAC675D115DC87E8CBF4DE00C00C7319F8255131823E8D4A7757") (owner "Xilinx"))
              (property INIT_09 (string "770E89179720A128A531A33A9944874D6C56455F1269D0737F7C1B86A290129B") (owner "Xilinx"))
              (property INIT_0A (string "307D2F8634903D994CA35EAC73B58BBEA4C7C0D0DCD9F8E214EA2FF349FC6105") (owner "Xilinx"))
              (property INIT_0B (string "AACA7AD66EE385EFBBFB0D077813F91E8F2A3635ED40B24A8455625F49693973") (owner "Xilinx"))
              (property INIT_0C (string "7E15E11F5A29EA33953D5D484553535E8869E7757580318C1E983CA589B104BD") (owner "Xilinx"))
              (property INIT_0D (string "E883CD8CB3949B9D86A673AF65B85CC157CA5AD363DC75E591EEB8F8EB012C0B") (owner "Xilinx"))
              (property INIT_0E (string "78ED9BF7B401C40BCC15CE1FC928BF32B13B9F448A4D7256585F3D682171047A") (owner "Xilinx"))
              (property INIT_0F (string "DE31C03D7349F8565262836F8E7B77874193EF9F84AB03B76EC2C6CD0FD84AE3") (owner "Xilinx"))
              (property INIT_10 (string "6B874490119AD0A37EAD1AB7A2C112CB67D69FE0B6EBA9F67402140D8719CB25") (owner "Xilinx"))
              (property INIT_11 (string "A3F8BF01DB0AF712131B2E24482D6036763F88479650A059A462A26B9874867E") (owner "Xilinx"))
              (property INIT_12 (string "8E5A3565EC70B27B84856190489A38A42FAE2EB733C13CCA4BD35DDD72E68AEF") (owner "Xilinx"))
              (property INIT_13 (string "889AE8A575B131BD1EC93CD589E204EEAAFB79076E138520BA2C0C387744F94F") (owner "Xilinx"))
              (property INIT_14 (string "58FB5B04640D7616921FB829EB322D3C7E46E24F5B5AEB64956E5D794684538F") (owner "Xilinx"))
              (property INIT_15 (string "B26CA0758B7E738759903E9922A205ABE9B4CEBCB4C59CCE87D774E066E95CF2") (owner "Xilinx"))
              (property INIT_16 (string "42C4F0D085DC04E76EF3C7FE10094B13791E9C28B532C53CCD46CE50CA59C062") (owner "Xilinx"))
              (property INIT_17 (string "67079F11B61CA9277432143E8749CB55DE61C06E737AF8865293839F8EAC78B8") (owner "Xilinx"))
              (property INIT_18 (string "756F877895819F8AA393A19C97A585AE6AB843C110CBCFD47DDE19E8A1F211FC") (owner "Xilinx"))
              (property INIT_19 (string "2FDE2DE832F13BFB4A045C0D7116891FA328BE31DA3AF643124C2E55475E5F66") (owner "Xilinx"))
              (property INIT_1A (string "AA2B79386D448450BA5D0C697774F8808D8B3496EBA1B1AC83B660C147CB37D5") (owner "Xilinx"))
              (property INIT_1B (string "7F76E3805B8AEB95969F5EAA46B453BF88CBE8D675E231EE1EFA3C068912031F") (owner "Xilinx"))
              (property INIT_1C (string "EAE4CFEDB5F69DFF8808751167195D22592B5B34653E77479350B959EC632E6D") (owner "Xilinx"))
              (property INIT_1D (string "7A4F9D59B563C66DCE77CF80CB8AC193B39DA1A68CAF74B85AC13FCA23D306DC") (owner "Xilinx"))
              (property INIT_1E (string "DE92C09E74ABF9B752C483D08FDD78E942F5F101860D05186F24C82F113A4C44") (owner "Xilinx"))
              (property INIT_1F (string "69E842F20FFBCE057D0F1919A023102D66379E42B54DA8587463146F877ACB86") (owner "Xilinx"))
              (property INIT_20 (string "A259BD62D96BF574117D2D86478E5F9774A086A994B29EBBA2C4A0CD97D685DF") (owner "Xilinx"))
              (property INIT_21 (string "8CBC34C7EBD2B0DD82E75FF146FB36052E0F2C1931223A2C49355B3E70478850") (owner "Xilinx"))
              (property INIT_22 (string "8904E80E751A32251E303B3C88480350A95C78696D758481B98D0B9976A5F7B1") (owner "Xilinx"))
              (property INIT_23 (string "5A805C86668C78929399BAA0EDA82EB080B8E4C05CC9ECD296DB5EE547EF54F9") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000076CEB6CD06CB66C9E6E8970767368775E7B") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 15))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux18))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 14))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 13))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 12))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 11))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 10))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 9))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 8))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 7))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 6))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
              )
            )
            (net (rename douta_10_ "douta<10>")
              (joined
                (portRef (member douta 5))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
              )
            )
            (net (rename douta_11_ "douta<11>")
              (joined
                (portRef (member douta 4))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
              )
            )
            (net (rename douta_12_ "douta<12>")
              (joined
                (portRef (member douta 3))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
              )
            )
            (net (rename douta_13_ "douta<13>")
              (joined
                (portRef (member douta 2))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
              )
            )
            (net (rename douta_14_ "douta<14>")
              (joined
                (portRef (member douta 1))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
              )
            )
            (net (rename douta_15_ "douta<15>")
              (joined
                (portRef (member douta 0))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 13))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 12))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 11))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 2))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_12_ "addra<12>")
              (joined
                (portRef (member addra 1))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_13_ "addra<13>")
              (joined
                (portRef (member addra 0))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef I (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21_INV_0))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux18))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux18))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux18))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena")
              (joined
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21_INV_0))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<0>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<1>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<2>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<3>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<4>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<5>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<6>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<7>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<0>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux18))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<1>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<2>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<3>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<4>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<5>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<6>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux18))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
          )
      )
    )
  )

  (design ROM_39x120_min2
    (cellRef ROM_39x120_min2
      (libraryRef ROM_39x120_min2_lib)
    )
    (property PART (string "6slx9tqg144-2") (owner "Xilinx"))
  )
)

