<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 22:07:11 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   93.537MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[29]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[0]

   Delay:              10.465ns  (20.9% logic, 79.1% route), 8 logic levels.

 Constraint Details:

     10.465ns physical path delay Streamer1/SLICE_136 to Streamer1/SLICE_350 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.309ns

 Physical Path Details:

      Data path Streamer1/SLICE_136 to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C26A.CLK to     R18C26A.Q0 Streamer1/SLICE_136 (from ipClk_c)
ROUTE         2     1.021     R18C26A.Q0 to     R18C24D.B1 Streamer1/txClkCount[29]
CTOF_DEL    ---     0.238     R18C24D.B1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     0.395     R17C24A.F1 to     R17C24A.D0 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C24A.D0 to     R17C24A.F0 Streamer1/SLICE_1591
ROUTE         3     0.746     R17C24A.F0 to     R16C21C.D0 Streamer1/N_525
CTOF_DEL    ---     0.238     R16C21C.D0 to     R16C21C.F0 Streamer1/SLICE_1590
ROUTE         5     2.141     R16C21C.F0 to     R14C17B.B1 Streamer1/N_500
CTOOFX_DEL  ---     0.399     R14C17B.B1 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18B.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.465   (20.9% logic, 79.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C26A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[29]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[3]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[2]

   Delay:              10.465ns  (20.9% logic, 79.1% route), 8 logic levels.

 Constraint Details:

     10.465ns physical path delay Streamer1/SLICE_136 to Streamer1/SLICE_351 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.309ns

 Physical Path Details:

      Data path Streamer1/SLICE_136 to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C26A.CLK to     R18C26A.Q0 Streamer1/SLICE_136 (from ipClk_c)
ROUTE         2     1.021     R18C26A.Q0 to     R18C24D.B1 Streamer1/txClkCount[29]
CTOF_DEL    ---     0.238     R18C24D.B1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     0.395     R17C24A.F1 to     R17C24A.D0 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C24A.D0 to     R17C24A.F0 Streamer1/SLICE_1591
ROUTE         3     0.746     R17C24A.F0 to     R16C21C.D0 Streamer1/N_525
CTOF_DEL    ---     0.238     R16C21C.D0 to     R16C21C.F0 Streamer1/SLICE_1590
ROUTE         5     2.141     R16C21C.F0 to     R14C17B.B1 Streamer1/N_500
CTOOFX_DEL  ---     0.399     R14C17B.B1 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18C.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.465   (20.9% logic, 79.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C26A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[29]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[0]

   Delay:              10.368ns  (21.1% logic, 78.9% route), 8 logic levels.

 Constraint Details:

     10.368ns physical path delay Streamer1/SLICE_136 to Streamer1/SLICE_350 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.406ns

 Physical Path Details:

      Data path Streamer1/SLICE_136 to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C26A.CLK to     R18C26A.Q0 Streamer1/SLICE_136 (from ipClk_c)
ROUTE         2     1.021     R18C26A.Q0 to     R18C24D.B1 Streamer1/txClkCount[29]
CTOF_DEL    ---     0.238     R18C24D.B1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     1.089     R17C24A.F1 to     R17C20B.B1 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C20B.B1 to     R17C20B.F1 Streamer1/SLICE_1586
ROUTE         3     0.717     R17C20B.F1 to     R15C20C.A1 Streamer1/N_535
CTOF_DEL    ---     0.238     R15C20C.A1 to     R15C20C.F1 Streamer1/SLICE_393
ROUTE         7     1.379     R15C20C.F1 to     R14C17B.C0 Streamer1/N_433_1
CTOOFX_DEL  ---     0.399     R14C17B.C0 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18B.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.368   (21.1% logic, 78.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C26A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[29]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[3]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[2]

   Delay:              10.368ns  (21.1% logic, 78.9% route), 8 logic levels.

 Constraint Details:

     10.368ns physical path delay Streamer1/SLICE_136 to Streamer1/SLICE_351 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.406ns

 Physical Path Details:

      Data path Streamer1/SLICE_136 to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C26A.CLK to     R18C26A.Q0 Streamer1/SLICE_136 (from ipClk_c)
ROUTE         2     1.021     R18C26A.Q0 to     R18C24D.B1 Streamer1/txClkCount[29]
CTOF_DEL    ---     0.238     R18C24D.B1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     1.089     R17C24A.F1 to     R17C20B.B1 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C20B.B1 to     R17C20B.F1 Streamer1/SLICE_1586
ROUTE         3     0.717     R17C20B.F1 to     R15C20C.A1 Streamer1/N_535
CTOF_DEL    ---     0.238     R15C20C.A1 to     R15C20C.F1 Streamer1/SLICE_393
ROUTE         7     1.379     R15C20C.F1 to     R14C17B.C0 Streamer1/N_433_1
CTOOFX_DEL  ---     0.399     R14C17B.C0 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18C.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.368   (21.1% logic, 78.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C26A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.621ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[28]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[0]

   Delay:              10.153ns  (21.6% logic, 78.4% route), 8 logic levels.

 Constraint Details:

     10.153ns physical path delay Streamer1/SLICE_137 to Streamer1/SLICE_350 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.621ns

 Physical Path Details:

      Data path Streamer1/SLICE_137 to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C25C.CLK to     R18C25C.Q1 Streamer1/SLICE_137 (from ipClk_c)
ROUTE         2     0.709     R18C25C.Q1 to     R18C24D.A1 Streamer1/txClkCount[28]
CTOF_DEL    ---     0.238     R18C24D.A1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     0.395     R17C24A.F1 to     R17C24A.D0 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C24A.D0 to     R17C24A.F0 Streamer1/SLICE_1591
ROUTE         3     0.746     R17C24A.F0 to     R16C21C.D0 Streamer1/N_525
CTOF_DEL    ---     0.238     R16C21C.D0 to     R16C21C.F0 Streamer1/SLICE_1590
ROUTE         5     2.141     R16C21C.F0 to     R14C17B.B1 Streamer1/N_500
CTOOFX_DEL  ---     0.399     R14C17B.B1 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18B.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.153   (21.6% logic, 78.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C25C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.621ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[28]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[3]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[2]

   Delay:              10.153ns  (21.6% logic, 78.4% route), 8 logic levels.

 Constraint Details:

     10.153ns physical path delay Streamer1/SLICE_137 to Streamer1/SLICE_351 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.621ns

 Physical Path Details:

      Data path Streamer1/SLICE_137 to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C25C.CLK to     R18C25C.Q1 Streamer1/SLICE_137 (from ipClk_c)
ROUTE         2     0.709     R18C25C.Q1 to     R18C24D.A1 Streamer1/txClkCount[28]
CTOF_DEL    ---     0.238     R18C24D.A1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     0.395     R17C24A.F1 to     R17C24A.D0 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C24A.D0 to     R17C24A.F0 Streamer1/SLICE_1591
ROUTE         3     0.746     R17C24A.F0 to     R16C21C.D0 Streamer1/N_525
CTOF_DEL    ---     0.238     R16C21C.D0 to     R16C21C.F0 Streamer1/SLICE_1590
ROUTE         5     2.141     R16C21C.F0 to     R14C17B.B1 Streamer1/N_500
CTOOFX_DEL  ---     0.399     R14C17B.B1 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18C.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.153   (21.6% logic, 78.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C25C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[15]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[0]

   Delay:              10.118ns  (21.6% logic, 78.4% route), 8 logic levels.

 Constraint Details:

     10.118ns physical path delay Streamer1/SLICE_143 to Streamer1/SLICE_350 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.656ns

 Physical Path Details:

      Data path Streamer1/SLICE_143 to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C23C.CLK to     R18C23C.Q0 Streamer1/SLICE_143 (from ipClk_c)
ROUTE         2     0.674     R18C23C.Q0 to     R18C24D.C1 Streamer1/txClkCount[15]
CTOF_DEL    ---     0.238     R18C24D.C1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     0.395     R17C24A.F1 to     R17C24A.D0 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C24A.D0 to     R17C24A.F0 Streamer1/SLICE_1591
ROUTE         3     0.746     R17C24A.F0 to     R16C21C.D0 Streamer1/N_525
CTOF_DEL    ---     0.238     R16C21C.D0 to     R16C21C.F0 Streamer1/SLICE_1590
ROUTE         5     2.141     R16C21C.F0 to     R14C17B.B1 Streamer1/N_500
CTOOFX_DEL  ---     0.399     R14C17B.B1 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18B.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.118   (21.6% logic, 78.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C23C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[15]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[3]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[2]

   Delay:              10.118ns  (21.6% logic, 78.4% route), 8 logic levels.

 Constraint Details:

     10.118ns physical path delay Streamer1/SLICE_143 to Streamer1/SLICE_351 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.656ns

 Physical Path Details:

      Data path Streamer1/SLICE_143 to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C23C.CLK to     R18C23C.Q0 Streamer1/SLICE_143 (from ipClk_c)
ROUTE         2     0.674     R18C23C.Q0 to     R18C24D.C1 Streamer1/txClkCount[15]
CTOF_DEL    ---     0.238     R18C24D.C1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     0.395     R17C24A.F1 to     R17C24A.D0 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C24A.D0 to     R17C24A.F0 Streamer1/SLICE_1591
ROUTE         3     0.746     R17C24A.F0 to     R16C21C.D0 Streamer1/N_525
CTOF_DEL    ---     0.238     R16C21C.D0 to     R16C21C.F0 Streamer1/SLICE_1590
ROUTE         5     2.141     R16C21C.F0 to     R14C17B.B1 Streamer1/N_500
CTOOFX_DEL  ---     0.399     R14C17B.B1 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18C.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.118   (21.6% logic, 78.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C23C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[28]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[0]

   Delay:              10.056ns  (21.8% logic, 78.2% route), 8 logic levels.

 Constraint Details:

     10.056ns physical path delay Streamer1/SLICE_137 to Streamer1/SLICE_350 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.718ns

 Physical Path Details:

      Data path Streamer1/SLICE_137 to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C25C.CLK to     R18C25C.Q1 Streamer1/SLICE_137 (from ipClk_c)
ROUTE         2     0.709     R18C25C.Q1 to     R18C24D.A1 Streamer1/txClkCount[28]
CTOF_DEL    ---     0.238     R18C24D.A1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     1.089     R17C24A.F1 to     R17C20B.B1 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C20B.B1 to     R17C20B.F1 Streamer1/SLICE_1586
ROUTE         3     0.717     R17C20B.F1 to     R15C20C.A1 Streamer1/N_535
CTOF_DEL    ---     0.238     R15C20C.A1 to     R15C20C.F1 Streamer1/SLICE_393
ROUTE         7     1.379     R15C20C.F1 to     R14C17B.C0 Streamer1/N_433_1
CTOOFX_DEL  ---     0.399     R14C17B.C0 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18B.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.056   (21.8% logic, 78.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C25C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[28]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[3]  (to ipClk_c +)
                   FF                        Streamer1/opQAMBlock[2]

   Delay:              10.056ns  (21.8% logic, 78.2% route), 8 logic levels.

 Constraint Details:

     10.056ns physical path delay Streamer1/SLICE_137 to Streamer1/SLICE_351 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.718ns

 Physical Path Details:

      Data path Streamer1/SLICE_137 to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C25C.CLK to     R18C25C.Q1 Streamer1/SLICE_137 (from ipClk_c)
ROUTE         2     0.709     R18C25C.Q1 to     R18C24D.A1 Streamer1/txClkCount[28]
CTOF_DEL    ---     0.238     R18C24D.A1 to     R18C24D.F1 Streamer1/SLICE_1600
ROUTE         1     0.568     R18C24D.F1 to     R18C24D.B0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238     R18C24D.B0 to     R18C24D.F0 Streamer1/SLICE_1600
ROUTE         1     0.863     R18C24D.F0 to     R17C24A.B1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238     R17C24A.B1 to     R17C24A.F1 Streamer1/SLICE_1591
ROUTE         4     1.089     R17C24A.F1 to     R17C20B.B1 Streamer1/N_523
CTOF_DEL    ---     0.238     R17C20B.B1 to     R17C20B.F1 Streamer1/SLICE_1586
ROUTE         3     0.717     R17C20B.F1 to     R15C20C.A1 Streamer1/N_535
CTOF_DEL    ---     0.238     R15C20C.A1 to     R15C20C.F1 Streamer1/SLICE_393
ROUTE         7     1.379     R15C20C.F1 to     R14C17B.C0 Streamer1/N_433_1
CTOOFX_DEL  ---     0.399     R14C17B.C0 to   R14C17B.OFX0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_m2/SLICE_483
ROUTE         1     1.269   R14C17B.OFX0 to     R12C12D.D1 Streamer1/N_441
CTOF_DEL    ---     0.238     R12C12D.D1 to     R12C12D.F1 Streamer1/SLICE_1679
ROUTE         2     1.272     R12C12D.F1 to     R12C18C.CE Streamer1/un1_opQAMBlock_2_sqmuxa_i (to ipClk_c)
                  --------
                   10.056   (21.8% logic, 78.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R18C25C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to    R12C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:   93.537MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|   93.537 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 397
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37541 paths, 1 nets, and 15443 connections (99.32% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 22:07:11 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_23  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_3(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C5C.CLK to      R14C5C.Q0 Streamer1/FIFOBLOCK/SLICE_113 (from ipClk_c)
ROUTE         5     0.152      R14C5C.Q0 to EBR_R13C5.ADA4 Streamer1/FIFOBLOCK/wcount_2 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R14C5C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.350       21.PADDI to EBR_R13C5.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_22  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_3(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C5C.CLK to      R14C5C.Q1 Streamer1/FIFOBLOCK/SLICE_113 (from ipClk_c)
ROUTE         5     0.152      R14C5C.Q1 to EBR_R13C5.ADA5 Streamer1/FIFOBLOCK/wcount_3 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R14C5C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.350       21.PADDI to EBR_R13C5.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_21  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_3(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C6A.CLK to      R14C6A.Q0 Streamer1/FIFOBLOCK/SLICE_114 (from ipClk_c)
ROUTE         5     0.156      R14C6A.Q0 to EBR_R13C5.ADA6 Streamer1/FIFOBLOCK/wcount_4 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R14C6A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.350       21.PADDI to EBR_R13C5.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[19]  (from ipClk_c +)
   Destination:    FF         Data in        Register/opWrRegisters.Frequency[19]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_421 to Register/SLICE_455 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_421 to Register/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C16C.CLK to     R18C16C.Q1 Control/SLICE_421 (from ipClk_c)
ROUTE         2     0.041     R18C16C.Q1 to     R18C16B.M0 WrData[19] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_421:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R18C16C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Register/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R18C16B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxData[6]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/opRxData[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_321 to Packetiser/UART_Inst/SLICE_336 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_321 to Packetiser/UART_Inst/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C10B.CLK to      R5C10B.Q0 Packetiser/UART_Inst/SLICE_321 (from ipClk_c)
ROUTE         2     0.041      R5C10B.Q0 to      R5C10C.M0 Packetiser/UART_Inst/rxData[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R5C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R5C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxData[7]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/opRxData[7]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_321 to Packetiser/UART_Inst/SLICE_336 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_321 to Packetiser/UART_Inst/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C10B.CLK to      R5C10B.Q1 Packetiser/UART_Inst/SLICE_321 (from ipClk_c)
ROUTE         2     0.041      R5C10B.Q1 to      R5C10C.M1 Packetiser/UART_Inst/rxData[7] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R5C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R5C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[23]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[15]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_423 to Control/SLICE_419 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_423 to Control/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C17B.CLK to     R18C17B.Q1 Control/SLICE_423 (from ipClk_c)
ROUTE         2     0.041     R18C17B.Q1 to     R18C17C.M1 WrData[23] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R18C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R18C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Arbiter1/opTxStream.Data[4]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Data[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Arbiter1/SLICE_465 to Packetiser/SLICE_290 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Arbiter1/SLICE_465 to Packetiser/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C14C.CLK to     R11C14C.Q0 Arbiter1/SLICE_465 (from ipClk_c)
ROUTE         1     0.041     R11C14C.Q0 to     R11C14B.M0 un1_Arbiter1[5] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Arbiter1/SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R11C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R11C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[22]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[14]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_423 to Control/SLICE_419 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_423 to Control/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C17B.CLK to     R18C17B.Q0 Control/SLICE_423 (from ipClk_c)
ROUTE         2     0.041     R18C17B.Q0 to     R18C17C.M0 WrData[22] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_423:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R18C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_419:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R18C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/ipData[10]  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_2_1(ASIC)  (to ipClk_c +)

   Delay:               0.344ns  (34.9% logic, 65.1% route), 1 logic levels.

 Constraint Details:

      0.344ns physical path delay Streamer1/SLICE_400 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.197ns

 Physical Path Details:

      Data path Streamer1/SLICE_400 to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C16A.CLK to     R14C16A.Q0 Streamer1/SLICE_400 (from ipClk_c)
ROUTE         1     0.224     R14C16A.Q0 to *R_R13C14.DIA2 Streamer1/ipData[10] (to ipClk_c)
                  --------
                    0.344   (34.9% logic, 65.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R14C16A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.350       21.PADDI to *R_R13C14.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 397
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37541 paths, 1 nets, and 15443 connections (99.32% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
