#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55e1361283b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55e136128a70 .scope module, "memory_simple_test" "memory_simple_test" 3 4;
 .timescale -9 -12;
L_0x78dbc486f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e136157af0 .functor XNOR 1, L_0x55e136157a00, L_0x78dbc486f060, C4<0>, C4<0>;
v0x55e136156e40_0 .net *"_ivl_1", 1 0, L_0x55e136157870;  1 drivers
L_0x78dbc486f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e136156f40_0 .net/2u *"_ivl_2", 1 0, L_0x78dbc486f018;  1 drivers
v0x55e136157020_0 .net *"_ivl_7", 0 0, L_0x55e136157a00;  1 drivers
v0x55e1361570e0_0 .net/2u *"_ivl_8", 0 0, L_0x78dbc486f060;  1 drivers
v0x55e1361571c0_0 .var "address", 31 0;
v0x55e1361572f0_0 .var "alignment_error", 0 0;
v0x55e1361573b0_0 .var "byte_enables", 3 0;
v0x55e136157490_0 .var "clk", 0 0;
v0x55e136157550_0 .net "halfword_aligned", 0 0, L_0x55e136157af0;  1 drivers
v0x55e136157610_0 .var "rst_n", 0 0;
v0x55e1361576d0_0 .var "size", 1 0;
v0x55e1361577b0_0 .net "word_aligned", 0 0, L_0x55e136157910;  1 drivers
E_0x55e1360f1500 .event edge, v0x55e1361576d0_0, v0x55e1361571c0_0, v0x55e1361571c0_0;
E_0x55e13612a550 .event edge, v0x55e1361576d0_0, v0x55e1361577b0_0, v0x55e136157550_0;
L_0x55e136157870 .part v0x55e1361571c0_0, 0, 2;
L_0x55e136157910 .cmp/eq 2, L_0x55e136157870, L_0x78dbc486f018;
L_0x55e136157a00 .part v0x55e1361571c0_0, 0, 1;
S_0x55e136128c20 .scope task, "test_alignment_and_enables" "test_alignment_and_enables" 3 57, 3 57 0, S_0x55e136128a70;
 .timescale -9 -12;
v0x55e13611f640_0 .var "addr", 31 0;
v0x55e136156ad0_0 .var "expect_enables", 3 0;
v0x55e136156bb0_0 .var "expect_error", 0 0;
v0x55e136156c50_0 .var "sz", 1 0;
v0x55e136156d30_0 .var/str "test_name";
TD_memory_simple_test.test_alignment_and_enables ;
    %load/vec4 v0x55e13611f640_0;
    %store/vec4 v0x55e1361571c0_0, 0, 32;
    %load/vec4 v0x55e136156c50_0;
    %store/vec4 v0x55e1361576d0_0, 0, 2;
    %delay 10000, 0;
    %vpi_call/w 3 69 "$display", "Test: %s", v0x55e136156d30_0 {0 0 0};
    %vpi_call/w 3 70 "$display", "  Address: 0x%08x", v0x55e13611f640_0 {0 0 0};
    %load/vec4 v0x55e136156c50_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1466921572, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x55e136156c50_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %pushi/vec4 1214344294, 0, 32; draw_string_vec4
    %pushi/vec4 2003792484, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1115255909, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %vpi_call/w 3 71 "$display", "  Size: %s", S<0,vec4,u64> {1 0 0};
    %vpi_call/w 3 72 "$display", "  Word Aligned: %b", v0x55e1361577b0_0 {0 0 0};
    %vpi_call/w 3 73 "$display", "  Halfword Aligned: %b", v0x55e136157550_0 {0 0 0};
    %vpi_call/w 3 74 "$display", "  Alignment Error: %b (expected: %b)", v0x55e1361572f0_0, v0x55e136156bb0_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "  Byte Enables: %b (expected: %b)", v0x55e1361573b0_0, v0x55e136156ad0_0 {0 0 0};
    %load/vec4 v0x55e1361572f0_0;
    %load/vec4 v0x55e136156bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e1361573b0_0;
    %load/vec4 v0x55e136156ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call/w 3 78 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call/w 3 80 "$display", "  \342\235\214 FAIL" {0 0 0};
T_0.5 ;
    %vpi_call/w 3 82 "$display", "\000" {0 0 0};
    %end;
    .scope S_0x55e136128a70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e136157490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e136157610_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x55e136128a70;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x55e136157490_0;
    %inv;
    %store/vec4 v0x55e136157490_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e136128a70;
T_3 ;
Ewait_0 .event/or E_0x55e13612a550, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1361572f0_0, 0, 1;
    %load/vec4 v0x55e1361576d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1361572f0_0, 0, 1;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55e1361577b0_0;
    %nor/r;
    %store/vec4 v0x55e1361572f0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55e136157550_0;
    %nor/r;
    %store/vec4 v0x55e1361572f0_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1361572f0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55e136128a70;
T_4 ;
Ewait_1 .event/or E_0x55e1360f1500, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e1361573b0_0, 0, 4;
    %load/vec4 v0x55e1361576d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e1361573b0_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55e1361571c0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55e1361573b0_0, 0, 4;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e1361573b0_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55e1361573b0_0, 0, 4;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55e1361573b0_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55e1361571c0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55e1361573b0_0, 0, 4;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55e1361573b0_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55e1361573b0_0, 0, 4;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e136128a70;
T_5 ;
    %vpi_call/w 3 86 "$dumpfile", "memory_simple_test.vcd" {0 0 0};
    %vpi_call/w 3 87 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e136128a70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e136157610_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e136157610_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 94 "$display", "=== Memory Unit Architecture Test ===\012" {0 0 0};
    %vpi_call/w 3 97 "$display", "=== Word Access Tests ===" {0 0 0};
    %pushi/str "Word at 0x1000 (aligned)";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %pushi/str "Word at 0x1001 (misaligned)";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4097, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %pushi/str "Word at 0x1002 (misaligned)";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4098, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %pushi/str "Word at 0x1003 (misaligned)";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4099, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %vpi_call/w 3 104 "$display", "=== Halfword Access Tests ===" {0 0 0};
    %pushi/str "Halfword at 0x1000 (aligned)";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %pushi/str "Halfword at 0x1001 (misaligned)";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4097, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %pushi/str "Halfword at 0x1002 (aligned)";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4098, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %pushi/str "Halfword at 0x1003 (misaligned)";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4099, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %vpi_call/w 3 111 "$display", "=== Byte Access Tests ===" {0 0 0};
    %pushi/str "Byte at 0x1000";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %pushi/str "Byte at 0x1001";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4097, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %pushi/str "Byte at 0x1002";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4098, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %pushi/str "Byte at 0x1003";
    %store/str v0x55e136156d30_0;
    %pushi/vec4 4099, 0, 32;
    %store/vec4 v0x55e13611f640_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e136156c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e136156bb0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55e136156ad0_0, 0, 4;
    %fork TD_memory_simple_test.test_alignment_and_enables, S_0x55e136128c20;
    %join;
    %vpi_call/w 3 117 "$display", "\342\234\205 Memory Architecture Test Complete" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "memory_simple_test.sv";
