//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0 // -- Begin function triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0
.visible .entry triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0(
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_0,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_1,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_2,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_3,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_4,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_5,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_6,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_7,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_8,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_9,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_10,
	.param .u64 .ptr .global .align 1 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_11,
	.param .u32 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_12,
	.param .u32 triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_13
)
.reqntid 512, 1, 1
{
	.reg .pred 	%p<77>;
	.reg .b32 	%r<123>;
	.reg .f32 	%f<134>;
	.reg .b64 	%rd<55>;
	.loc	1 19 0                          // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd40, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_0];
	ld.param.u64 	%rd41, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_1];
$L__tmp0:
	.loc	1 22 28                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 24 21                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:24:21
	setp.lt.s32 	%p1, %r1, 128;
	ld.param.u64 	%rd42, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_2];
	.loc	1 27 19                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:27:19
	shr.s32 	%r90, %r1, 31;
	shr.u32 	%r91, %r90, 27;
	add.s32 	%r92, %r1, %r91;
	and.b32  	%r93, %r92, -32;
	sub.s32 	%r94, %r1, %r93;
	ld.param.u64 	%rd43, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_3];
	ld.param.u64 	%rd44, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_4];
	.loc	1 28 30                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:28:30
	mul.wide.s32 	%rd45, %r94, 4;
	add.s64 	%rd1, %rd42, %rd45;
	ld.param.u64 	%rd46, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_5];
	.loc	1 28 35                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:28:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd47, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_6];
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd48, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_7];
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd49, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_8];
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd50, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_9];
	.loc	1 29 30                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:29:30
	add.s64 	%rd5, %rd43, %rd45;
	ld.param.u64 	%rd51, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_10];
	.loc	1 29 35                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:29:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	ld.param.u64 	%rd52, [triton_red_fused__native_batch_norm_legit_no_training_add_mean_relu_0_param_11];
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r9;
	.loc	1 30 31                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:30:31
	add.s64 	%rd9, %rd44, %rd45;
	.loc	1 30 36                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:30:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 31 31                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:31:31
	add.s64 	%rd13, %rd46, %rd45;
	.loc	1 31 36                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:31:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 32 31                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:32:31
	add.s64 	%rd17, %rd48, %rd45;
	.loc	1 32 36                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:32:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 33 31                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:33:31
	add.s64 	%rd21, %rd49, %rd45;
	.loc	1 33 36                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:33:36
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd21 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r25;
	.loc	1 34 31                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:34:31
	add.s64 	%rd25, %rd50, %rd45;
	.loc	1 34 36                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:34:36
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r26 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r27 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r28 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r29 }, [ %rd25 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:35:31
	add.s64 	%rd29, %rd51, %rd45;
	.loc	1 35 36                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:35:36
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r30 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r31 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r32 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r33 }, [ %rd29 + 0 ];
	// end inline asm
	.loc	1 45 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:45:22
	add.f32 	%f3, %f1, 0f3727C5AC;
	.loc	1 46 30                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:46:30
	sqrt.approx.ftz.f32 	%f4, %f3;
	.loc	1 48 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:48:22
	mov.b32 	%r36, %f4;
	mov.b32 	%r35, 1065353216;
	// begin inline asm
	div.full.f32 %r34, %r35, %r36;
	// end inline asm
	mov.b32 	%f5, %r34;
	.loc	1 57 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:57:24
	add.f32 	%f6, %f2, 0f3727C5AC;
	.loc	1 58 31                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:58:31
	sqrt.approx.ftz.f32 	%f7, %f6;
	.loc	1 41 44                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:44
	shl.b32 	%r95, %r1, 12;
	.loc	1 31 36                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:31:36
	mov.b32 	%f8, %r33;
	mov.b32 	%f9, %r17;
	.loc	1 30 36                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:30:36
	mov.b32 	%f10, %r29;
	mov.b32 	%f11, %r13;
	.loc	1 28 35                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:28:35
	mov.b32 	%f12, %r21;
	mov.b32 	%f13, %r5;
	.loc	1 25 33                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:25:33
	mov.u32 	%r96, %tid.x;
	shl.b32 	%r97, %r96, 2;
	and.b32  	%r98, %r97, 2044;
	.loc	1 59 23                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:59:23
	mov.b32 	%r39, %f7;
	// begin inline asm
	div.full.f32 %r37, %r35, %r39;
	// end inline asm
	mov.b32 	%f14, %r37;
	or.b32  	%r99, %r95, %r98;
	.loc	1 41 34                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:34
	mul.wide.s32 	%rd53, %r99, 4;
	add.s64 	%rd33, %rd41, %rd53;
	mov.b32 	%r44, 0;
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	// begin inline asm
	mov.u32 %r40, 0x0;
	mov.u32 %r41, 0x0;
	mov.u32 %r42, 0x0;
	mov.u32 %r43, 0x0;
	@%p1 ld.global.L1::evict_first.v4.b32 { %r40, %r41, %r42, %r43 }, [ %rd33 + 0 ];
	@!%p1 mov.u32 %r40, %r44;
	@!%p1 mov.u32 %r41, %r44;
	@!%p1 mov.u32 %r42, %r44;
	@!%p1 mov.u32 %r43, %r44;
	// end inline asm
	.loc	1 42 35                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:42:35
	add.s64 	%rd34, %rd47, %rd53;
	.loc	1 42 50                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:42:50
	// begin inline asm
	mov.u32 %r48, 0x0;
	mov.u32 %r49, 0x0;
	mov.u32 %r50, 0x0;
	mov.u32 %r51, 0x0;
	@%p1 ld.global.L1::evict_first.v4.b32 { %r48, %r49, %r50, %r51 }, [ %rd34 + 0 ];
	@!%p1 mov.u32 %r48, %r44;
	@!%p1 mov.u32 %r49, %r44;
	@!%p1 mov.u32 %r50, %r44;
	@!%p1 mov.u32 %r51, %r44;
	// end inline asm
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	mov.b32 	%f15, %r48;
	mov.b32 	%f16, %r40;
	.loc	1 43 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:43:22
	sub.f32 	%f17, %f16, %f13;
	sub.f32 	%f18, %f15, %f12;
	.loc	1 51 23                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:51:23
	mul.f32 	%f19, %f14, %f18;
	mul.f32 	%f20, %f5, %f17;
	.loc	1 53 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:53:24
	fma.rn.f32 	%f21, %f20, %f11, %f9;
	fma.rn.f32 	%f22, %f19, %f10, %f8;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p59, %f22, 0f00000000;
	setp.lt.f32 	%p60, %f21, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f23, 0f00000000, %f21, %p60;
	selp.f32 	%f24, 0f00000000, %f22, %p59;
$L__tmp2:
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	mov.b32 	%f25, %r49;
	mov.b32 	%f26, %r41;
	.loc	1 43 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:43:22
	sub.f32 	%f27, %f26, %f13;
	sub.f32 	%f28, %f25, %f12;
	.loc	1 51 23                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:51:23
	mul.f32 	%f29, %f14, %f28;
	mul.f32 	%f30, %f5, %f27;
	.loc	1 53 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:53:24
	fma.rn.f32 	%f31, %f30, %f11, %f9;
	fma.rn.f32 	%f32, %f29, %f10, %f8;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p61, %f32, 0f00000000;
	setp.lt.f32 	%p62, %f31, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f33, 0f00000000, %f31, %p62;
	selp.f32 	%f34, 0f00000000, %f32, %p61;
$L__tmp4:
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	mov.b32 	%f35, %r50;
	mov.b32 	%f36, %r42;
	.loc	1 43 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:43:22
	sub.f32 	%f37, %f36, %f13;
	sub.f32 	%f38, %f35, %f12;
	.loc	1 51 23                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:51:23
	mul.f32 	%f39, %f14, %f38;
	mul.f32 	%f40, %f5, %f37;
	.loc	1 53 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:53:24
	fma.rn.f32 	%f41, %f40, %f11, %f9;
	fma.rn.f32 	%f42, %f39, %f10, %f8;
$L__tmp5:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p63, %f42, 0f00000000;
	setp.lt.f32 	%p64, %f41, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f43, 0f00000000, %f41, %p64;
	selp.f32 	%f44, 0f00000000, %f42, %p63;
$L__tmp6:
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	mov.b32 	%f45, %r51;
	mov.b32 	%f46, %r43;
	.loc	1 43 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:43:22
	sub.f32 	%f47, %f46, %f13;
	sub.f32 	%f48, %f45, %f12;
	.loc	1 51 23                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:51:23
	mul.f32 	%f49, %f14, %f48;
	mul.f32 	%f50, %f5, %f47;
	.loc	1 53 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:53:24
	fma.rn.f32 	%f51, %f50, %f11, %f9;
	fma.rn.f32 	%f52, %f49, %f10, %f8;
$L__tmp7:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p65, %f52, 0f00000000;
	setp.lt.f32 	%p66, %f51, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f53, 0f00000000, %f51, %p66;
	selp.f32 	%f54, 0f00000000, %f52, %p65;
$L__tmp8:
	.loc	1 65 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:65:24
	add.f32 	%f55, %f43, %f44;
	add.f32 	%f56, %f53, %f54;
	.loc	1 67 25                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:67:25
	add.f32 	%f57, %f55, 0f00000000;
	add.f32 	%f58, %f56, 0f00000000;
	.loc	1 69 29                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:69:29
	add.s64 	%rd35, %rd52, %rd53;
	.loc	1 69 51                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:69:51
	mov.b32 	%r58, %f55;
	mov.b32 	%r59, %f56;
	.loc	1 41 34                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:34
	add.s64 	%rd36, %rd33, 8192;
	.loc	1 42 35                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:42:35
	add.s64 	%rd37, %rd34, 8192;
	.loc	1 65 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:65:24
	add.f32 	%f59, %f33, %f34;
	add.f32 	%f60, %f23, %f24;
	.loc	1 67 25                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:67:25
	add.f32 	%f61, %f60, 0f00000000;
	add.f32 	%f62, %f59, 0f00000000;
	.loc	1 65 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:65:24
	mov.b32 	%r56, %f60;
	mov.b32 	%r57, %f59;
	.loc	1 69 51                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:69:51
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd35 + 0 ], { %r56, %r57, %r58, %r59 };
	// end inline asm
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	// begin inline asm
	mov.u32 %r60, 0x0;
	mov.u32 %r61, 0x0;
	mov.u32 %r62, 0x0;
	mov.u32 %r63, 0x0;
	@%p1 ld.global.L1::evict_first.v4.b32 { %r60, %r61, %r62, %r63 }, [ %rd36 + 0 ];
	@!%p1 mov.u32 %r60, %r44;
	@!%p1 mov.u32 %r61, %r44;
	@!%p1 mov.u32 %r62, %r44;
	@!%p1 mov.u32 %r63, %r44;
	// end inline asm
	.loc	1 42 50                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:42:50
	// begin inline asm
	mov.u32 %r68, 0x0;
	mov.u32 %r69, 0x0;
	mov.u32 %r70, 0x0;
	mov.u32 %r71, 0x0;
	@%p1 ld.global.L1::evict_first.v4.b32 { %r68, %r69, %r70, %r71 }, [ %rd37 + 0 ];
	@!%p1 mov.u32 %r68, %r44;
	@!%p1 mov.u32 %r69, %r44;
	@!%p1 mov.u32 %r70, %r44;
	@!%p1 mov.u32 %r71, %r44;
	// end inline asm
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	mov.b32 	%f63, %r68;
	mov.b32 	%f64, %r60;
	.loc	1 43 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:43:22
	sub.f32 	%f65, %f64, %f13;
	sub.f32 	%f66, %f63, %f12;
	.loc	1 51 23                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:51:23
	mul.f32 	%f67, %f14, %f66;
	mul.f32 	%f68, %f5, %f65;
	.loc	1 53 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:53:24
	fma.rn.f32 	%f69, %f68, %f11, %f9;
	fma.rn.f32 	%f70, %f67, %f10, %f8;
$L__tmp9:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p67, %f70, 0f00000000;
	setp.lt.f32 	%p68, %f69, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f71, 0f00000000, %f69, %p68;
	selp.f32 	%f72, 0f00000000, %f70, %p67;
$L__tmp10:
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	mov.b32 	%f73, %r69;
	mov.b32 	%f74, %r61;
	.loc	1 43 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:43:22
	sub.f32 	%f75, %f74, %f13;
	sub.f32 	%f76, %f73, %f12;
	.loc	1 51 23                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:51:23
	mul.f32 	%f77, %f14, %f76;
	mul.f32 	%f78, %f5, %f75;
	.loc	1 53 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:53:24
	fma.rn.f32 	%f79, %f78, %f11, %f9;
	fma.rn.f32 	%f80, %f77, %f10, %f8;
$L__tmp11:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p69, %f80, 0f00000000;
	setp.lt.f32 	%p70, %f79, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f81, 0f00000000, %f79, %p70;
	selp.f32 	%f82, 0f00000000, %f80, %p69;
$L__tmp12:
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	mov.b32 	%f83, %r70;
	mov.b32 	%f84, %r62;
	.loc	1 43 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:43:22
	sub.f32 	%f85, %f84, %f13;
	sub.f32 	%f86, %f83, %f12;
	.loc	1 51 23                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:51:23
	mul.f32 	%f87, %f14, %f86;
	mul.f32 	%f88, %f5, %f85;
	.loc	1 53 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:53:24
	fma.rn.f32 	%f89, %f88, %f11, %f9;
	fma.rn.f32 	%f90, %f87, %f10, %f8;
$L__tmp13:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p71, %f90, 0f00000000;
	setp.lt.f32 	%p72, %f89, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f91, 0f00000000, %f89, %p72;
	selp.f32 	%f92, 0f00000000, %f90, %p71;
$L__tmp14:
	.loc	1 41 49                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:41:49
	mov.b32 	%f93, %r71;
	mov.b32 	%f94, %r63;
	.loc	1 43 22                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:43:22
	sub.f32 	%f95, %f94, %f13;
	sub.f32 	%f96, %f93, %f12;
	.loc	1 51 23                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:51:23
	mul.f32 	%f97, %f14, %f96;
	mul.f32 	%f98, %f5, %f95;
	.loc	1 53 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:53:24
	fma.rn.f32 	%f99, %f98, %f11, %f9;
	fma.rn.f32 	%f100, %f97, %f10, %f8;
$L__tmp15:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p73, %f100, 0f00000000;
	setp.lt.f32 	%p74, %f99, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f101, 0f00000000, %f99, %p74;
	selp.f32 	%f102, 0f00000000, %f100, %p73;
$L__tmp16:
	.loc	1 65 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:65:24
	add.f32 	%f103, %f71, %f72;
	add.f32 	%f104, %f81, %f82;
	add.f32 	%f105, %f91, %f92;
	add.f32 	%f106, %f101, %f102;
	.loc	1 67 25                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:67:25
	add.f32 	%f107, %f62, %f104;
	add.f32 	%f108, %f61, %f103;
	add.f32 	%f109, %f57, %f105;
	add.f32 	%f110, %f58, %f106;
	.loc	1 69 29                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:69:29
	add.s64 	%rd38, %rd35, 8192;
	.loc	1 65 24                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:65:24
	mov.b32 	%r76, %f103;
	mov.b32 	%r77, %f104;
	.loc	1 69 51                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:69:51
	mov.b32 	%r78, %f105;
	mov.b32 	%r79, %f106;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd38 + 0 ], { %r76, %r77, %r78, %r79 };
	// end inline asm
	.loc	1 25 33                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:25:33
	and.b32  	%r100, %r96, 31;
$L__tmp17:
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f111, %f108, %f107;
	add.f32 	%f112, %f109, %f111;
	add.f32 	%f113, %f110, %f112;
	selp.f32 	%f114, %f113, 0f00000000, %p1;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r101, %f114;
	shfl.sync.bfly.b32	%r102, %r101, 16, 31, -1;
	mov.b32 	%f115, %r102;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f116, %f114, %f115;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r103, %f116;
	shfl.sync.bfly.b32	%r104, %r103, 8, 31, -1;
	mov.b32 	%f117, %r104;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f118, %f116, %f117;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r105, %f118;
	shfl.sync.bfly.b32	%r106, %r105, 4, 31, -1;
	mov.b32 	%f119, %r106;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f120, %f118, %f119;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r107, %f120;
	shfl.sync.bfly.b32	%r108, %r107, 2, 31, -1;
	mov.b32 	%f121, %r108;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f122, %f120, %f121;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r109, %f122;
	shfl.sync.bfly.b32	%r110, %r109, 1, 31, -1;
	mov.b32 	%f123, %r110;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f124, %f122, %f123;
	.loc	3 267 36                        // standard.py:267:36
	setp.eq.s32 	%p55, %r100, 0;
	shr.u32 	%r111, %r96, 3;
	and.b32  	%r112, %r111, 60;
	mov.u32 	%r113, global_smem;
	add.s32 	%r80, %r113, %r112;
	mov.b32 	%r81, %f124;
	// begin inline asm
	@%p55 st.shared.b32 [ %r80 + 0 ], %r81;
	// end inline asm
	bar.sync 	0;
	setp.lt.s32 	%p56, %r96, 16;
	add.s32 	%r83, %r113, %r97;
	// begin inline asm
	@%p56 ld.shared.b32 %r82, [ %r83 + 0 ];
	// end inline asm
	mov.b32 	%f125, %r82;
	shfl.sync.bfly.b32	%r114, %r82, 8, 31, -1;
	mov.b32 	%f126, %r114;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f127, %f125, %f126;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r115, %f127;
	shfl.sync.bfly.b32	%r116, %r115, 4, 31, -1;
	mov.b32 	%f128, %r116;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f129, %f127, %f128;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r117, %f129;
	shfl.sync.bfly.b32	%r118, %r117, 2, 31, -1;
	mov.b32 	%f130, %r118;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f131, %f129, %f130;
	.loc	3 267 36                        // standard.py:267:36
	mov.b32 	%r119, %f131;
	shfl.sync.bfly.b32	%r120, %r119, 1, 31, -1;
	mov.b32 	%f132, %r120;
	.loc	3 256 15                        // standard.py:256:15
	add.f32 	%f133, %f131, %f132;
	.loc	3 267 36                        // standard.py:267:36
	and.b32  	%r121, %r96, 15;
	setp.eq.s32 	%p75, %r121, 0;
	and.pred  	%p57, %p56, %p75;
	mov.b32 	%r85, %f133;
	// begin inline asm
	@%p57 st.shared.b32 [ %r83 + 0 ], %r85;
	// end inline asm
	bar.sync 	0;
$L__tmp18:
	.loc	1 72 20                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:72:20
	ld.shared.u32 	%r87, [global_smem];
	mov.b32 	%r88, 1166016512;
	// begin inline asm
	div.full.f32 %r89, %r87, %r88;
	// end inline asm
	.loc	1 73 4                          // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:73:4
	bar.sync 	0;
	.loc	1 74 28                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:74:28
	mul.wide.s32 	%rd54, %r1, 4;
	add.s64 	%rd39, %rd40, %rd54;
	.loc	1 74 40                         // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:74:40
	and.b32  	%r122, %r96, 511;
	setp.eq.s32 	%p76, %r122, 0;
	and.pred  	%p58, %p76, %p1;
	// begin inline asm
	@%p58 st.global.b32 [ %rd39 + 0 ], { %r89 };
	// end inline asm
	.loc	1 74 4                          // cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py:74:4
	ret;
$L__tmp19:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/df/cdflsf5lb4dyk2cb4c6xxyxxy4mxv2gxpjsdvo5umyoxvltw5sep.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.file	3 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 238                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xe7 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 100
.b8 102
.b8 108
.b8 115
.b8 102
.b8 53
.b8 108
.b8 98
.b8 52
.b8 100
.b8 121
.b8 107
.b8 50
.b8 99
.b8 98
.b8 52
.b8 99
.b8 54
.b8 120
.b8 120
.b8 121
.b8 120
.b8 120
.b8 121
.b8 52
.b8 109
.b8 120
.b8 118
.b8 50
.b8 103
.b8 120
.b8 112
.b8 106
.b8 115
.b8 100
.b8 118
.b8 111
.b8 53
.b8 117
.b8 109
.b8 121
.b8 111
.b8 120
.b8 118
.b8 108
.b8 116
.b8 119
.b8 53
.b8 115
.b8 101
.b8 112
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 100
.b8 102
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x48 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 114
.b8 101
.b8 100
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 101
.b8 97
.b8 110
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 48
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xab:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xc0:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp16                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 55                                  // DW_AT_call_line
.b8 46                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xd8:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp17                          // DW_AT_low_pc
.b64 $L__tmp18                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 70                                  // DW_AT_call_line
.b8 27                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
