;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, -202
	SPL 0, -202
	JMP 42, -8
	JMP 42, -8
	JMP 42, -8
	JMP 42, -8
	ADD #-276, <1
	SUB #42, -8
	SUB #216, <1
	MOV -11, <-20
	SUB 24, 900
	ADD #-276, <1
	CMP -207, <-120
	ADD #-276, <1
	SLT 100, 99
	ADD <210, 60
	MOV -11, <-20
	DJN 647, -4
	SPL -11, @-20
	SPL -11, @-20
	DJN 647, -4
	MOV -11, <-20
	ADD #276, <1
	SPL <108, 90
	SPL 211, 68
	ADD <210, 60
	JMZ 64, <0
	ADD <210, 60
	DJN 103, 3
	ADD #276, <1
	SLT 26, @12
	ADD #-216, <1
	SPL 0, -202
	SLT 26, @12
	ADD 211, 68
	JMN 0, -900
	JMZ 107, 0
	SLT 100, 9
	CMP -207, <-120
	JMN 0, -900
	SPL -11, @-20
	SPL <0, 90
	CMP -207, <-120
	CMP @0, @72
	SPL 0, -202
	SPL 0, -202
