Time resolution is 1 fs
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module mb_preset_wrapper.mb_preset_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = e DATA_CTL_B0 = f DATA_CTL_B1 = 0
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =          12 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           3
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: mb_preset_wrapper.mb_preset_i.mig_7series_0.u_mb_preset_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
Note: axi_iic configured for SDA inertial delay of 0 clocks.
Time: 0 fs  Iteration: 0  Process: /mb_preset_wrapper/mb_preset_i/axi_iic_0/U0/X_IIC/FILTER_I/line__5051  File: C:/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_iic_v2_1/hdl/axi_iic_v2_1_vh_rfs.vhd
Note: axi_iic configured for SCL inertial delay of 0 clocks.
Time: 0 fs  Iteration: 0  Process: /mb_preset_wrapper/mb_preset_i/axi_iic_0/U0/X_IIC/FILTER_I/line__5025  File: C:/Xilinx/Vivado/2022.2/data/ip/xilinx/axi_iic_v2_1/hdl/axi_iic_v2_1_vh_rfs.vhd
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. mb_preset_wrapper.mb_preset_i.axi_ethernet_0.inst.eth_buf.U0.RCV_INTFCE_I.RX_DP_MEM_IF_I.I_RXD_MEM.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /mb_preset_wrapper/mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/Initial299_0  Scope: mb_preset_wrapper.mb_preset_i.axi_ethernet_0.inst.eth_buf.U0.RCV_INTFCE_I.RX_DP_MEM_IF_I.I_RXD_MEM.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. mb_preset_wrapper.mb_preset_i.axi_ethernet_0.inst.eth_buf.U0.RCV_INTFCE_I.RX_DP_MEM_IF_I.I_RXS_MEM.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /mb_preset_wrapper/mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/Initial299_24  Scope: mb_preset_wrapper.mb_preset_i.axi_ethernet_0.inst.eth_buf.U0.RCV_INTFCE_I.RX_DP_MEM_IF_I.I_RXS_MEM.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. mb_preset_wrapper.mb_preset_i.axi_ethernet_0.inst.eth_buf.U0.TX_INTFCE_I.TX_MEM_INTERFACE.TXD_MEM.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /mb_preset_wrapper/mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/Initial299_92  Scope: mb_preset_wrapper.mb_preset_i.axi_ethernet_0.inst.eth_buf.U0.TX_INTFCE_I.TX_MEM_INTERFACE.TXD_MEM.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. mb_preset_wrapper.mb_preset_i.axi_ethernet_0.inst.eth_buf.U0.TX_INTFCE_I.TX_MEM_INTERFACE.TXC_MEM.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /mb_preset_wrapper/mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/Initial299_0  Scope: mb_preset_wrapper.mb_preset_i.axi_ethernet_0.inst.eth_buf.U0.TX_INTFCE_I.TX_MEM_INTERFACE.TXC_MEM.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. mb_preset_wrapper.mb_preset_i.axi_ethernet_0_dma.U0.gen_sg_engine.I_SG_ENGINE.I_SG_FETCH_QUEUE.gen_queue.FTCH_QUEUE_I.gen_mm2s.control_stream.I_MM2S_CNTRL_STREAM.gen_sync_fifo.I_CNTRL_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /mb_preset_wrapper/mb_preset_i/axi_ethernet_0_dma/U0/gen_sg_engine/I_SG_ENGINE/I_SG_FETCH_QUEUE/gen_queue/FTCH_QUEUE_I/gen_mm2s/control_stream/I_MM2S_CNTRL_STREAM/gen_sync_fifo/I_CNTRL_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1049  Scope: mb_preset_wrapper.mb_preset_i.axi_ethernet_0_dma.U0.gen_sg_engine.I_SG_ENGINE.I_SG_FETCH_QUEUE.gen_queue.FTCH_QUEUE_I.gen_mm2s.control_stream.I_MM2S_CNTRL_STREAM.gen_sync_fifo.I_CNTRL_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. mb_preset_wrapper.mb_preset_i.axi_quad_spi_0.U0.no_dual_quad_mode.QSPI_NORMAL.qspi_legacy_md_gen.QSPI_CORE_INTERFACE_I.fifo_exists.RX_FIFO_II.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /mb_preset_wrapper/mb_preset_i/axi_quad_spi_0/U0/no_dual_quad_mode/QSPI_NORMAL/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1364  Scope: mb_preset_wrapper.mb_preset_i.axi_quad_spi_0.U0.no_dual_quad_mode.QSPI_NORMAL.qspi_legacy_md_gen.QSPI_CORE_INTERFACE_I.fifo_exists.RX_FIFO_II.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. mb_preset_wrapper.mb_preset_i.axi_quad_spi_0.U0.no_dual_quad_mode.QSPI_NORMAL.qspi_legacy_md_gen.QSPI_CORE_INTERFACE_I.fifo_exists.TX_FIFO_II.xpm_fifo_instance.xpm_fifo_async_inst.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /mb_preset_wrapper/mb_preset_i/axi_quad_spi_0/U0/no_dual_quad_mode/QSPI_NORMAL/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/TX_FIFO_II/xpm_fifo_instance/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1364  Scope: mb_preset_wrapper.mb_preset_i.axi_quad_spi_0.U0.no_dual_quad_mode.QSPI_NORMAL.qspi_legacy_md_gen.QSPI_CORE_INTERFACE_I.fifo_exists.TX_FIFO_II.xpm_fifo_instance.xpm_fifo_async_inst.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
