v 20220529 2
C 1500 1600 1 0 0 gnd-1.sym
C 4300 1600 1 0 0 gnd-1.sym
C 7100 1600 1 0 0 gnd-1.sym
C 9900 1600 1 0 0 gnd-1.sym
C 9800 4600 1 0 0 vdd-1.sym
C 7000 4600 1 0 0 vdd-1.sym
C 4200 4600 1 0 0 vdd-1.sym
C 1400 4600 1 0 0 vdd-1.sym
C 1000 5900 1 0 0 in-1.sym
{
T 1000 6400 5 10 0 0 0 0 1
footprint=anchor
T 1000 6200 5 10 0 0 0 0 1
device=INPUT
T 1000 6000 5 10 1 1 0 7 1
refdes=A0#
}
C 1000 6700 1 0 0 in-1.sym
{
T 1000 7200 5 10 0 0 0 0 1
footprint=anchor
T 1000 7000 5 10 0 0 0 0 1
device=INPUT
T 1000 6800 5 10 1 1 0 7 1
refdes=A0
}
C 1000 5700 1 0 0 in-1.sym
{
T 1000 6200 5 10 0 0 0 0 1
footprint=anchor
T 1000 6000 5 10 0 0 0 0 1
device=INPUT
T 1000 5800 5 10 1 1 0 7 1
refdes=A1#
}
C 1000 6500 1 0 0 in-1.sym
{
T 1000 7000 5 10 0 0 0 0 1
footprint=anchor
T 1000 6800 5 10 0 0 0 0 1
device=INPUT
T 1000 6600 5 10 1 1 0 7 1
refdes=A1
}
C 1000 5500 1 0 0 in-1.sym
{
T 1000 6000 5 10 0 0 0 0 1
footprint=anchor
T 1000 5800 5 10 0 0 0 0 1
device=INPUT
T 1000 5600 5 10 1 1 0 7 1
refdes=A2#
}
C 1000 6300 1 0 0 in-1.sym
{
T 1000 6800 5 10 0 0 0 0 1
footprint=anchor
T 1000 6600 5 10 0 0 0 0 1
device=INPUT
T 1000 6400 5 10 1 1 0 7 1
refdes=A2
}
C 1000 1800 1 0 0 in-1.sym
{
T 1000 2300 5 10 0 0 0 0 1
footprint=anchor
T 1000 2100 5 10 0 0 0 0 1
device=INPUT
T 1000 1900 5 10 1 1 0 7 1
refdes=Vss
}
C 1000 4500 1 0 0 in-1.sym
{
T 1000 5000 5 10 0 0 0 0 1
footprint=anchor
T 1000 4800 5 10 0 0 0 0 1
device=INPUT
T 1000 4600 5 10 1 1 0 7 1
refdes=Vdd
}
N 800 4300 600 4300 4
{
T 550 4300 5 10 1 1 0 7 1
netname=B0
}
N 800 4100 600 4100 4
{
T 550 4100 5 10 1 1 0 7 1
netname=B1
}
N 800 3900 600 3900 4
{
T 550 3900 5 10 1 1 0 7 1
netname=B2
}
N 800 3700 600 3700 4
{
T 550 3700 5 10 1 1 0 7 1
netname=B3
}
N 800 3500 600 3500 4
{
T 550 3500 5 10 1 1 0 7 1
netname=B4
}
N 800 3300 600 3300 4
{
T 550 3300 5 10 1 1 0 7 1
netname=B5
}
N 800 3100 600 3100 4
{
T 550 3100 5 10 1 1 0 7 1
netname=B6
}
N 800 2900 600 2900 4
{
T 550 2900 5 10 1 1 0 7 1
netname=B7
}
N 3600 4300 3400 4300 4
{
T 3350 4300 5 10 1 1 0 7 1
netname=B0
}
N 3600 4100 3400 4100 4
{
T 3350 4100 5 10 1 1 0 7 1
netname=B1
}
N 3600 3900 3400 3900 4
{
T 3350 3900 5 10 1 1 0 7 1
netname=B2
}
N 3600 3700 3400 3700 4
{
T 3350 3700 5 10 1 1 0 7 1
netname=B3
}
N 3600 3500 3400 3500 4
{
T 3350 3500 5 10 1 1 0 7 1
netname=B4
}
N 3600 3300 3400 3300 4
{
T 3350 3300 5 10 1 1 0 7 1
netname=B5
}
N 3600 3100 3400 3100 4
{
T 3350 3100 5 10 1 1 0 7 1
netname=B6
}
N 3600 2900 3400 2900 4
{
T 3350 2900 5 10 1 1 0 7 1
netname=B7
}
N 6400 4300 6200 4300 4
{
T 6150 4300 5 10 1 1 0 7 1
netname=B0
}
N 6400 4100 6200 4100 4
{
T 6150 4100 5 10 1 1 0 7 1
netname=B1
}
N 6400 3900 6200 3900 4
{
T 6150 3900 5 10 1 1 0 7 1
netname=B2
}
N 6400 3700 6200 3700 4
{
T 6150 3700 5 10 1 1 0 7 1
netname=B3
}
N 6400 3500 6200 3500 4
{
T 6150 3500 5 10 1 1 0 7 1
netname=B4
}
N 6400 3300 6200 3300 4
{
T 6150 3300 5 10 1 1 0 7 1
netname=B5
}
N 6400 3100 6200 3100 4
{
T 6150 3100 5 10 1 1 0 7 1
netname=B6
}
N 6400 2900 6200 2900 4
{
T 6150 2900 5 10 1 1 0 7 1
netname=B7
}
N 9200 4300 9000 4300 4
{
T 8950 4300 5 10 1 1 0 7 1
netname=B0
}
N 9200 4100 9000 4100 4
{
T 8950 4100 5 10 1 1 0 7 1
netname=B1
}
N 9200 3900 9000 3900 4
{
T 8950 3900 5 10 1 1 0 7 1
netname=B2
}
N 9200 3700 9000 3700 4
{
T 8950 3700 5 10 1 1 0 7 1
netname=B3
}
N 9200 3500 9000 3500 4
{
T 8950 3500 5 10 1 1 0 7 1
netname=B4
}
N 9200 3300 9000 3300 4
{
T 8950 3300 5 10 1 1 0 7 1
netname=B5
}
N 9200 3100 9000 3100 4
{
T 8950 3100 5 10 1 1 0 7 1
netname=B6
}
N 9200 2900 9000 2900 4
{
T 8950 2900 5 10 1 1 0 7 1
netname=B7
}
C 9600 6500 1 0 0 in-1.sym
{
T 9600 7000 5 10 0 0 0 0 1
footprint=anchor
T 9600 6800 5 10 0 0 0 0 1
device=INPUT
T 9600 6600 5 10 1 1 0 7 1
refdes=B0
}
C 9600 6300 1 0 0 in-1.sym
{
T 9600 6800 5 10 0 0 0 0 1
footprint=anchor
T 9600 6600 5 10 0 0 0 0 1
device=INPUT
T 9600 6400 5 10 1 1 0 7 1
refdes=B1
}
C 9600 6100 1 0 0 in-1.sym
{
T 9600 6600 5 10 0 0 0 0 1
footprint=anchor
T 9600 6400 5 10 0 0 0 0 1
device=INPUT
T 9600 6200 5 10 1 1 0 7 1
refdes=B2
}
C 9600 5900 1 0 0 in-1.sym
{
T 9600 6400 5 10 0 0 0 0 1
footprint=anchor
T 9600 6200 5 10 0 0 0 0 1
device=INPUT
T 9600 6000 5 10 1 1 0 7 1
refdes=B3
}
C 9600 5700 1 0 0 in-1.sym
{
T 9600 6200 5 10 0 0 0 0 1
footprint=anchor
T 9600 6000 5 10 0 0 0 0 1
device=INPUT
T 9600 5800 5 10 1 1 0 7 1
refdes=B4
}
C 9600 5500 1 0 0 in-1.sym
{
T 9600 6000 5 10 0 0 0 0 1
footprint=anchor
T 9600 5800 5 10 0 0 0 0 1
device=INPUT
T 9600 5600 5 10 1 1 0 7 1
refdes=B5
}
C 9600 5300 1 0 0 in-1.sym
{
T 9600 5800 5 10 0 0 0 0 1
footprint=anchor
T 9600 5600 5 10 0 0 0 0 1
device=INPUT
T 9600 5400 5 10 1 1 0 7 1
refdes=B6
}
C 9600 5100 1 0 0 in-1.sym
{
T 9600 5600 5 10 0 0 0 0 1
footprint=anchor
T 9600 5400 5 10 0 0 0 0 1
device=INPUT
T 9600 5200 5 10 1 1 0 7 1
refdes=B7
}
N 10200 6600 10400 6600 4
{
T 10450 6600 5 10 1 1 0 1 1
netname=B0
}
N 10200 6400 10400 6400 4
{
T 10450 6400 5 10 1 1 0 1 1
netname=B1
}
N 10200 6200 10400 6200 4
{
T 10450 6200 5 10 1 1 0 1 1
netname=B2
}
N 10200 6000 10400 6000 4
{
T 10450 6000 5 10 1 1 0 1 1
netname=B3
}
N 10200 5800 10400 5800 4
{
T 10450 5800 5 10 1 1 0 1 1
netname=B4
}
N 10200 5600 10400 5600 4
{
T 10450 5600 5 10 1 1 0 1 1
netname=B5
}
N 10200 5400 10400 5400 4
{
T 10450 5400 5 10 1 1 0 1 1
netname=B6
}
N 10200 5200 10400 5200 4
{
T 10450 5200 5 10 1 1 0 1 1
netname=B7
}
N 1600 6000 1800 6000 4
{
T 1850 6000 5 10 1 1 0 1 1
netname=A0#
}
N 1600 5600 1800 5600 4
{
T 1850 5600 5 10 1 1 0 1 1
netname=A2#
}
N 1600 5800 1800 5800 4
{
T 1850 5800 5 10 1 1 0 1 1
netname=A1#
}
N 1600 6800 1800 6800 4
{
T 1850 6800 5 10 1 1 0 1 1
netname=A0
}
N 1600 6600 1800 6600 4
{
T 1850 6600 5 10 1 1 0 1 1
netname=A1
}
N 1600 6400 1800 6400 4
{
T 1850 6400 5 10 1 1 0 1 1
netname=A2
}
C 800 1900 1 0 0 dram4byte.sym
{
T 1600 2675 5 8 1 1 0 4 1
source=dram4byte.sch
T 1600 3600 5 10 1 1 0 3 1
refdes=A
}
C 3600 1900 1 0 0 dram4byte.sym
{
T 4400 2675 5 8 1 1 0 4 1
source=dram4byte.sch
T 4400 3600 5 10 1 1 0 3 1
refdes=B
}
C 6400 1900 1 0 0 dram4byte.sym
{
T 7200 2675 5 8 1 1 0 4 1
source=dram4byte.sch
T 7200 3600 5 10 1 1 0 3 1
refdes=C
}
C 9200 1900 1 0 0 dram4byte.sym
{
T 10000 2675 5 8 1 1 0 4 1
source=dram4byte.sch
T 10000 3600 5 10 1 1 0 3 1
refdes=D
}
N 800 2500 600 2500 4
{
T 550 2500 5 10 1 1 0 7 1
netname=A0
}
N 800 2300 600 2300 4
{
T 550 2300 5 10 1 1 0 7 1
netname=A1
}
N 2400 2300 2600 2300 4
{
T 2650 2300 5 10 1 1 0 1 1
netname=A1#
}
N 2400 2500 2600 2500 4
{
T 2650 2500 5 10 1 1 0 1 1
netname=A0#
}
N 3600 2500 3400 2500 4
{
T 3350 2500 5 10 1 1 0 7 1
netname=A1
}
N 3600 2300 3400 2300 4
{
T 3350 2300 5 10 1 1 0 7 1
netname=A0
}
N 5200 2300 5400 2300 4
{
T 5450 2300 5 10 1 1 0 1 1
netname=A0#
}
N 5200 2500 5400 2500 4
{
T 5450 2500 5 10 1 1 0 1 1
netname=A1#
}
N 8000 2300 8200 2300 4
{
T 8250 2300 5 10 1 1 0 1 1
netname=A2#
}
N 8000 2500 8200 2500 4
{
T 8250 2500 5 10 1 1 0 1 1
netname=A0#
}
N 10800 2300 11000 2300 4
{
T 11050 2300 5 10 1 1 0 1 1
netname=A0#
}
N 10800 2500 11000 2500 4
{
T 11050 2500 5 10 1 1 0 1 1
netname=A2#
}
N 6400 2500 6200 2500 4
{
T 6150 2500 5 10 1 1 0 7 1
netname=A0
}
N 6400 2300 6200 2300 4
{
T 6150 2300 5 10 1 1 0 7 1
netname=A2
}
N 9200 2500 9000 2500 4
{
T 8950 2500 5 10 1 1 0 7 1
netname=A2
}
N 9200 2300 9000 2300 4
{
T 8950 2300 5 10 1 1 0 7 1
netname=A0
}
C 4600 6300 1 0 0 in-1.sym
{
T 4600 6800 5 10 0 0 0 0 1
footprint=anchor
T 4600 6600 5 10 0 0 0 0 1
device=INPUT
T 4600 6400 5 10 1 1 0 7 1
refdes=A3
}
N 4500 5600 4500 5400 4
{
T 4500 5350 5 10 1 1 0 5 1
netname=A2
}
C 5200 6100 1 0 0 pmos-switch.sym
{
T 5425 6400 5 8 1 1 0 1 1
refdes=M4
T 5300 6900 5 10 0 1 0 0 1
value=PMOS_switch
T 5700 6700 5 10 0 1 0 0 1
footprint=sot23-pmos
T 6700 6700 5 10 0 1 0 0 1
device=PMOS
}
C 6500 6100 1 0 1 pmos-switch.sym
{
T 6275 6400 5 8 1 1 0 7 1
refdes=M5
T 6400 6900 5 10 0 1 0 6 1
value=PMOS_switch
T 6000 6700 5 10 0 1 0 6 1
footprint=sot23-pmos
T 5000 6700 5 10 0 1 0 6 1
device=PMOS
}
C 4500 5300 1 0 0 pmos-switch.sym
{
T 4725 5600 5 8 1 1 0 1 1
refdes=M0
T 4600 6100 5 10 0 1 0 0 1
value=PMOS_switch
T 5000 5900 5 10 0 1 0 0 1
footprint=sot23-pmos
T 6000 5900 5 10 0 1 0 0 1
device=PMOS
}
C 5200 5300 1 0 0 pmos-switch.sym
{
T 5425 5600 5 8 1 1 0 1 1
refdes=M1
T 5300 6100 5 10 0 1 0 0 1
value=PMOS_switch
T 5700 5900 5 10 0 1 0 0 1
footprint=sot23-pmos
T 6700 5900 5 10 0 1 0 0 1
device=PMOS
}
C 6500 5300 1 0 1 pmos-switch.sym
{
T 6275 5600 5 8 1 1 0 7 1
refdes=M2
T 6400 6100 5 10 0 1 0 6 1
value=PMOS_switch
T 6000 5900 5 10 0 1 0 6 1
footprint=sot23-pmos
T 5000 5900 5 10 0 1 0 6 1
device=PMOS
}
C 7200 5300 1 0 1 pmos-switch.sym
{
T 6975 5600 5 8 1 1 0 7 1
refdes=M3
T 7100 6100 5 10 0 1 0 6 1
value=PMOS_switch
T 6700 5900 5 10 0 1 0 6 1
footprint=sot23-pmos
T 5700 5900 5 10 0 1 0 6 1
device=PMOS
}
C 4500 6700 1 0 0 in-1.sym
{
T 4500 7200 5 10 0 0 0 0 1
footprint=anchor
T 4500 7000 5 10 0 0 0 0 1
device=INPUT
T 4500 6800 5 10 1 1 0 7 1
refdes=H
}
C 7100 6300 1 0 1 in-1.sym
{
T 7100 6800 5 10 0 0 0 6 1
footprint=anchor
T 7100 6600 5 10 0 0 0 6 1
device=INPUT
T 7100 6400 5 10 1 1 0 1 1
refdes=A3#
}
N 5200 5600 5200 5400 4
{
T 5200 5350 5 10 1 1 0 5 1
netname=A2#
}
N 6500 5600 6500 5400 4
{
T 6500 5350 5 10 1 1 0 5 1
netname=A1
}
N 7200 5600 7200 5400 4
{
T 7200 5350 5 10 1 1 0 5 1
netname=A1#
}
N 4900 5400 4900 5200 4
{
T 4900 5150 5 10 1 1 0 5 1
netname=H0
}
N 5600 5400 5600 5200 4
{
T 5600 5150 5 10 1 1 0 5 1
netname=H1
}
N 6100 5400 6100 5200 4
{
T 6100 5150 5 10 1 1 0 5 1
netname=H2
}
N 6800 5400 6800 5200 4
{
T 6800 5150 5 10 1 1 0 5 1
netname=H3
}
N 5600 6200 5600 5800 4
N 4900 5800 4900 6000 4
N 4900 6000 5600 6000 4
{
T 5200 6025 5 6 1 1 0 3 1
netname=x2
}
N 6100 5800 6100 6200 4
N 6800 5800 6800 6000 4
N 6800 6000 6100 6000 4
{
T 6500 6025 5 6 1 1 0 3 1
netname=x1
}
N 5100 6800 6100 6800 4
N 5600 6600 5600 6800 4
N 6100 6600 6100 6800 4
N 2400 3100 2600 3100 4
{
T 2650 3100 5 10 1 1 0 1 1
netname=H0
}
N 5200 3100 5400 3100 4
{
T 5450 3100 5 10 1 1 0 1 1
netname=H1
}
N 8000 3100 8200 3100 4
{
T 8250 3100 5 10 1 1 0 1 1
netname=H2
}
N 10800 3100 11000 3100 4
{
T 11050 3100 5 10 1 1 0 1 1
netname=H3
}
