$date
	Fri Jun 12 17:42:22 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_tb $end
$var wire 32 ! result [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$scope module a1 $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 32 & result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b11 %
b101 $
b11 #
b101 "
b1 !
$end
#2
