============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:50:48 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

        Instance         Cells  Cell Area  Net Area  
-----------------------------------------------------
square_root               1454      28544     10496  
  final_adder_add_36_11    661      11333      3899  
  final_adder_add_35_9     172       2362       657  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:50:46 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

      Pin            Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock clock)      launch                                   0 R 
d_reg[7]/CK                                   0             0 R 
d_reg[7]/Q         DFFHQX4          4 35.1  142  +295     295 R 
n0024D/A0N                                         +0     295   
n0024D/Y           OAI2BB1X4        2 29.6  153  +207     503 R 
final_adder_add_36_11/B[7] 
  n0024D4046/A                                     +0     503   
  n0024D4046/Y     CLKBUFX8         2 26.1   75  +152     655 R 
  n0018D37/B                                       +0     655   
  n0018D37/Y       NAND3X4          1 17.9  115   +93     748 F 
  n0018D4285/A                                     +0     748   
  n0018D4285/Y     NAND2X4          3 26.3  144  +105     853 R 
  fopt4192/A                                       +0     853   
  fopt4192/Y       INVX2            1  6.6   54   +47     900 F 
  n0016D4352/A1N                                   +0     900   
  n0016D4352/Y     OAI2BB1X4        1 19.4   90  +165    1065 F 
  n0020D4351/A1                                    +0    1066   
  n0020D4351/Y     OAI21X4          1 28.4  238  +192    1257 R 
  n0070D4314/A                                     +0    1257   
  n0070D4314/Y     INVX8            3 31.3   65   +51    1308 F 
  n0044D4270/A                                     +0    1308   
  n0044D4270/Y     NAND2X4          2 16.7  123   +76    1384 R 
  n0005D65/A1N                                     +0    1384   
  n0005D65/Y       OAI2BB1X4        1 22.5  133  +189    1574 R 
  n0005D4231/S0                                    +0    1574   
  n0005D4231/Y     MXI2X4           1 25.0  169  +176    1750 F 
final_adder_add_36_11/Z[29] 
fopt5259/A                                         +0    1750   
fopt5259/Y         CLKINVX8         2 27.4   81   +69    1819 R 
n0022D5177/A                                       +0    1819   
n0022D5177/Y       NAND4X4          1 15.9  126   +88    1907 F 
p0003A5161/A                                       +0    1907   
p0003A5161/Y       INVX4            1 23.4  107   +86    1993 R 
n0019D5155/D                                       +0    1993   
n0019D5155/Y       NAND4X4          2 28.0  163  +150    2143 F 
n0021D5154/A                                       +0    2143   
n0021D5154/Y       NAND2X4          6 64.4  263  +184    2327 R 
n0016D5241/A                                       +0    2328   
n0016D5241/Y       NAND2X4          4 21.6  106   +80    2407 F 
n0024D5167/A1N                                     +0    2407   
n0024D5167/Y       OAI2BB1X2        1  6.0   77  +176    2583 F 
root_reg[1]/D      DFFRXL                          +0    2583   
root_reg[1]/CK     setup                      0  +162    2745 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)      capture                               2000 R 
                   uncertainty                   -200    1800 R 
----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -945ps (TIMING VIOLATION)
Start-point  : d_reg[7]/CK
End-point    : root_reg[1]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:50:47 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net      Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)   Power(nW)  
----------------------------------------------------------------
square_root  1454  1054.033 4671687.615 1872809.566 6544497.181 

