read_liberty -ignore_miss_data_latch ../lib.lib
synth -top top
write_verilog synth.v
