

================================================================
== Vitis HLS Report for 'SneakySnake_bit'
================================================================
* Date:           Sat May 17 16:08:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SneakySnake_bit
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  9.478 ns|     1.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       20|       20|  0.220 us|  0.220 us|   12|   12|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                               |                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |            Instance           |           Module           |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |NeighborhoodMap_bit_U0         |NeighborhoodMap_bit         |        0|        0|      0 ns|      0 ns|    1|    1|                                             yes|
        |Loop_VITIS_LOOP_709_1_proc_U0  |Loop_VITIS_LOOP_709_1_proc  |       18|       18|  0.198 us|  0.198 us|   17|   17|  loop auto-rewind stp (delay=5 clock cycles(s))|
        |Block_entry_proc_proc_U0       |Block_entry_proc_proc       |        0|        0|      0 ns|      0 ns|    0|    0|                                              no|
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|     2868|     1495|    -|
|Instance             |        0|     -|     2558|    34230|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|        9|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     5430|    35740|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+------+-------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------+----------------------------+---------+----+------+-------+-----+
    |Block_entry_proc_proc_U0       |Block_entry_proc_proc       |        0|   0|     4|     20|    0|
    |Loop_VITIS_LOOP_709_1_proc_U0  |Loop_VITIS_LOOP_709_1_proc  |        0|   0|   438|   9456|    0|
    |NeighborhoodMap_bit_U0         |NeighborhoodMap_bit         |        0|   0|  1410|  23434|    0|
    |control_s_axi_U                |control_s_axi               |        0|   0|   706|   1320|    0|
    +-------------------------------+----------------------------+---------+----+------+-------+-----+
    |Total                          |                            |        0|   0|  2558|  34230|    0|
    +-------------------------------+----------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |DNA_nsh_U               |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shl_five_U          |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shl_four_U          |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shl_one_U           |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shl_three_U         |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shl_two_U           |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shr_five_U          |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shr_four_U          |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shr_one_U           |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shr_three_U         |        0|  260|   0|    -|     2|  128|      256|
    |DNA_shr_two_U           |        0|  260|   0|    -|     2|  128|      256|
    |add_i_i2_loc_channel_U  |        0|    8|   0|    -|     2|    2|        4|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                   |        0| 2868|   0|    0|    24| 1410|     2820|
    +------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_DNA_shr_five        |       and|   0|  0|   2|           1|           1|
    |ap_idle                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_DNA_shr_five  |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|   6|           3|           3|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_DNA_shr_five  |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                            |  1|   0|    1|          0|
    |ap_rst_reg_1                            |  1|   0|    1|          0|
    |ap_rst_reg_2                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_DNA_shr_five  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  4|   0|    4|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object  |    C Type    |
+-----------------------+-----+-----+---------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  SneakySnake_bit|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  SneakySnake_bit|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  SneakySnake_bit|  return value|
+-----------------------+-----+-----+---------------+-----------------+--------------+

