
AnisSTM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006404  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08006594  08006594  00016594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080067b0  080067b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080067b0  080067b0  000167b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080067b8  080067b8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067b8  080067b8  000167b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080067bc  080067bc  000167bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080067c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000070  08006830  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08006830  000202c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001332c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ad  00000000  00000000  000333cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  00035b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f28  00000000  00000000  00036bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028b76  00000000  00000000  00037ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000135df  00000000  00000000  0006064e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5bf8  00000000  00000000  00073c2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00169825  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ca4  00000000  00000000  00169878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800657c 	.word	0x0800657c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800657c 	.word	0x0800657c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <ButtonInit>:

extern TIM_HandleTypeDef htim6;
extern uint32_t prevTick;

void ButtonInit(BUTTON* btn, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	60f8      	str	r0, [r7, #12]
 80005ac:	60b9      	str	r1, [r7, #8]
 80005ae:	4613      	mov	r3, r2
 80005b0:	80fb      	strh	r3, [r7, #6]
	btn->GPIO_Pin = GPIO_Pin;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	88fa      	ldrh	r2, [r7, #6]
 80005b6:	809a      	strh	r2, [r3, #4]
	btn->GPIOx = GPIOx;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	68ba      	ldr	r2, [r7, #8]
 80005bc:	601a      	str	r2, [r3, #0]
}
 80005be:	bf00      	nop
 80005c0:	3714      	adds	r7, #20
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr

080005ca <startTimer>:

uint16_t timer_val;


void startTimer(TIM_HandleTypeDef *timer, CLOCK* clock)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
 80005d2:	6039      	str	r1, [r7, #0]
	clock-> timCounterms = 0;
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	2200      	movs	r2, #0
 80005d8:	601a      	str	r2, [r3, #0]
	HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80005da:	2036      	movs	r0, #54	; 0x36
 80005dc:	f001 f805 	bl	80015ea <HAL_NVIC_EnableIRQ>
	HAL_TIM_Base_Start_IT(timer);
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f002 fd6f 	bl	80030c4 <HAL_TIM_Base_Start_IT>
}
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
	...

080005f0 <getFullTime>:
{
	clock-> timCounterms++;
}

CLOCK* getFullTime(CLOCK* clock)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
	//int hours, minuts, seconds;

	clock-> hours = clock -> timCounterms/3600;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a18      	ldr	r2, [pc, #96]	; (8000660 <getFullTime+0x70>)
 80005fe:	fb82 1203 	smull	r1, r2, r2, r3
 8000602:	441a      	add	r2, r3
 8000604:	12d2      	asrs	r2, r2, #11
 8000606:	17db      	asrs	r3, r3, #31
 8000608:	1ad2      	subs	r2, r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	605a      	str	r2, [r3, #4]
	clock-> minuts = (clock -> timCounterms - clock->hours*3600)/60;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	4913      	ldr	r1, [pc, #76]	; (8000664 <getFullTime+0x74>)
 8000618:	fb01 f303 	mul.w	r3, r1, r3
 800061c:	4413      	add	r3, r2
 800061e:	4a12      	ldr	r2, [pc, #72]	; (8000668 <getFullTime+0x78>)
 8000620:	fb82 1203 	smull	r1, r2, r2, r3
 8000624:	441a      	add	r2, r3
 8000626:	1152      	asrs	r2, r2, #5
 8000628:	17db      	asrs	r3, r3, #31
 800062a:	1ad2      	subs	r2, r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	609a      	str	r2, [r3, #8]
    clock-> seconds = clock -> timCounterms - clock->hours*3600 - clock->minuts*60;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	490a      	ldr	r1, [pc, #40]	; (8000664 <getFullTime+0x74>)
 800063a:	fb01 f303 	mul.w	r3, r1, r3
 800063e:	18d1      	adds	r1, r2, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	689a      	ldr	r2, [r3, #8]
 8000644:	4613      	mov	r3, r2
 8000646:	0112      	lsls	r2, r2, #4
 8000648:	1a9b      	subs	r3, r3, r2
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	18ca      	adds	r2, r1, r3
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	60da      	str	r2, [r3, #12]

    return clock;
 8000652:	687b      	ldr	r3, [r7, #4]
	//printf("%d seconds = %d hours : %d minutes : %d seconds\n\r", clock -> timCounterms, hours, minuts, seconds);
}
 8000654:	4618      	mov	r0, r3
 8000656:	370c      	adds	r7, #12
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	91a2b3c5 	.word	0x91a2b3c5
 8000664:	fffff1f0 	.word	0xfffff1f0
 8000668:	88888889 	.word	0x88888889

0800066c <LedInit>:
extern int brightnessValue;
extern uint32_t prevTick;


void LedInit(LED* led, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
 8000672:	60f8      	str	r0, [r7, #12]
 8000674:	60b9      	str	r1, [r7, #8]
 8000676:	4613      	mov	r3, r2
 8000678:	80fb      	strh	r3, [r7, #6]
	led->counter = 0;
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	2200      	movs	r2, #0
 800067e:	605a      	str	r2, [r3, #4]
	led->GPIOx = GPIOx;
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	68ba      	ldr	r2, [r7, #8]
 8000684:	60da      	str	r2, [r3, #12]
	led->GPIO_Pin = GPIO_Pin;
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	88fa      	ldrh	r2, [r7, #6]
 800068a:	821a      	strh	r2, [r3, #16]
	led->peroid = 0;
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	2200      	movs	r2, #0
 8000690:	609a      	str	r2, [r3, #8]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000692:	88fb      	ldrh	r3, [r7, #6]
 8000694:	2200      	movs	r2, #0
 8000696:	4619      	mov	r1, r3
 8000698:	68b8      	ldr	r0, [r7, #8]
 800069a:	f001 f96b 	bl	8001974 <HAL_GPIO_WritePin>
}
 800069e:	bf00      	nop
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <LedOn>:

void LedOn(LED* led)
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b082      	sub	sp, #8
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	6078      	str	r0, [r7, #4]
	led->state = LED_ON;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2201      	movs	r2, #1
 80006b2:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(led->GPIOx, led->GPIO_Pin, GPIO_PIN_SET);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	68d8      	ldr	r0, [r3, #12]
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	8a1b      	ldrh	r3, [r3, #16]
 80006bc:	2201      	movs	r2, #1
 80006be:	4619      	mov	r1, r3
 80006c0:	f001 f958 	bl	8001974 <HAL_GPIO_WritePin>
}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}

080006cc <LedOff>:

void LedOff(LED* led)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	led->state = LED_OFF;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2202      	movs	r2, #2
 80006d8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(led->GPIOx, led->GPIO_Pin, GPIO_PIN_RESET);
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	68d8      	ldr	r0, [r3, #12]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	8a1b      	ldrh	r3, [r3, #16]
 80006e2:	2200      	movs	r2, #0
 80006e4:	4619      	mov	r1, r3
 80006e6:	f001 f945 	bl	8001974 <HAL_GPIO_WritePin>
}
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <StartPWM>:
		led->counter ++;
	}
}

void StartPWM()
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80006f8:	4804      	ldr	r0, [pc, #16]	; (800070c <StartPWM+0x18>)
 80006fa:	f002 fce3 	bl	80030c4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 80006fe:	2100      	movs	r1, #0
 8000700:	4802      	ldr	r0, [pc, #8]	; (800070c <StartPWM+0x18>)
 8000702:	f002 fda7 	bl	8003254 <HAL_TIM_PWM_Start_IT>
}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	2000008c 	.word	0x2000008c

08000710 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000714:	f000 fdf6 	bl	8001304 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000718:	f000 f80f 	bl	800073a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800071c:	f000 f998 	bl	8000a50 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000720:	f000 f966 	bl	80009f0 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000724:	f000 f92c 	bl	8000980 <MX_TIM6_Init>
  MX_TIM3_Init();
 8000728:	f000 f8ce 	bl	80008c8 <MX_TIM3_Init>
  MX_TIM2_Init();
 800072c:	f000 f856 	bl	80007dc <MX_TIM2_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//  }

  mainloop();
 8000730:	f000 fa10 	bl	8000b54 <mainloop>
 8000734:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8000736:	4618      	mov	r0, r3
 8000738:	bd80      	pop	{r7, pc}

0800073a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	b096      	sub	sp, #88	; 0x58
 800073e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000740:	f107 0314 	add.w	r3, r7, #20
 8000744:	2244      	movs	r2, #68	; 0x44
 8000746:	2100      	movs	r1, #0
 8000748:	4618      	mov	r0, r3
 800074a:	f004 fd0f 	bl	800516c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800074e:	463b      	mov	r3, r7
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800075c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000760:	f001 f946 	bl	80019f0 <HAL_PWREx_ControlVoltageScaling>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0x34>
  {
    Error_Handler();
 800076a:	f000 f9ed 	bl	8000b48 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800076e:	2302      	movs	r3, #2
 8000770:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000772:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000776:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000778:	2310      	movs	r3, #16
 800077a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077c:	2302      	movs	r3, #2
 800077e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000780:	2302      	movs	r3, #2
 8000782:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000784:	2301      	movs	r3, #1
 8000786:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000788:	230a      	movs	r3, #10
 800078a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800078c:	2307      	movs	r3, #7
 800078e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000790:	2302      	movs	r3, #2
 8000792:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000794:	2302      	movs	r3, #2
 8000796:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000798:	f107 0314 	add.w	r3, r7, #20
 800079c:	4618      	mov	r0, r3
 800079e:	f001 f97d 	bl	8001a9c <HAL_RCC_OscConfig>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007a8:	f000 f9ce 	bl	8000b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ac:	230f      	movs	r3, #15
 80007ae:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b0:	2303      	movs	r3, #3
 80007b2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007bc:	2300      	movs	r3, #0
 80007be:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007c0:	463b      	mov	r3, r7
 80007c2:	2104      	movs	r1, #4
 80007c4:	4618      	mov	r0, r3
 80007c6:	f001 fd45 	bl	8002254 <HAL_RCC_ClockConfig>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007d0:	f000 f9ba 	bl	8000b48 <Error_Handler>
  }
}
 80007d4:	bf00      	nop
 80007d6:	3758      	adds	r7, #88	; 0x58
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}

080007dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08e      	sub	sp, #56	; 0x38
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f0:	f107 031c 	add.w	r3, r7, #28
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007fc:	463b      	mov	r3, r7
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
 800080a:	615a      	str	r2, [r3, #20]
 800080c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800080e:	4b2d      	ldr	r3, [pc, #180]	; (80008c4 <MX_TIM2_Init+0xe8>)
 8000810:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000814:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000816:	4b2b      	ldr	r3, [pc, #172]	; (80008c4 <MX_TIM2_Init+0xe8>)
 8000818:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800081c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800081e:	4b29      	ldr	r3, [pc, #164]	; (80008c4 <MX_TIM2_Init+0xe8>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8000824:	4b27      	ldr	r3, [pc, #156]	; (80008c4 <MX_TIM2_Init+0xe8>)
 8000826:	2263      	movs	r2, #99	; 0x63
 8000828:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800082a:	4b26      	ldr	r3, [pc, #152]	; (80008c4 <MX_TIM2_Init+0xe8>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000830:	4b24      	ldr	r3, [pc, #144]	; (80008c4 <MX_TIM2_Init+0xe8>)
 8000832:	2200      	movs	r2, #0
 8000834:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000836:	4823      	ldr	r0, [pc, #140]	; (80008c4 <MX_TIM2_Init+0xe8>)
 8000838:	f002 fbec 	bl	8003014 <HAL_TIM_Base_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000842:	f000 f981 	bl	8000b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000846:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800084a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800084c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000850:	4619      	mov	r1, r3
 8000852:	481c      	ldr	r0, [pc, #112]	; (80008c4 <MX_TIM2_Init+0xe8>)
 8000854:	f003 f886 	bl	8003964 <HAL_TIM_ConfigClockSource>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800085e:	f000 f973 	bl	8000b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000862:	4818      	ldr	r0, [pc, #96]	; (80008c4 <MX_TIM2_Init+0xe8>)
 8000864:	f002 fc9e 	bl	80031a4 <HAL_TIM_PWM_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800086e:	f000 f96b 	bl	8000b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800087a:	f107 031c 	add.w	r3, r7, #28
 800087e:	4619      	mov	r1, r3
 8000880:	4810      	ldr	r0, [pc, #64]	; (80008c4 <MX_TIM2_Init+0xe8>)
 8000882:	f003 fd87 	bl	8004394 <HAL_TIMEx_MasterConfigSynchronization>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800088c:	f000 f95c 	bl	8000b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000890:	2360      	movs	r3, #96	; 0x60
 8000892:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 9;
 8000894:	2309      	movs	r3, #9
 8000896:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000898:	2300      	movs	r3, #0
 800089a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800089c:	2300      	movs	r3, #0
 800089e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008a0:	463b      	mov	r3, r7
 80008a2:	2200      	movs	r2, #0
 80008a4:	4619      	mov	r1, r3
 80008a6:	4807      	ldr	r0, [pc, #28]	; (80008c4 <MX_TIM2_Init+0xe8>)
 80008a8:	f002 ff48 	bl	800373c <HAL_TIM_PWM_ConfigChannel>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80008b2:	f000 f949 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80008b6:	4803      	ldr	r0, [pc, #12]	; (80008c4 <MX_TIM2_Init+0xe8>)
 80008b8:	f000 fb5a 	bl	8000f70 <HAL_TIM_MspPostInit>

}
 80008bc:	bf00      	nop
 80008be:	3738      	adds	r7, #56	; 0x38
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	2000008c 	.word	0x2000008c

080008c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b08a      	sub	sp, #40	; 0x28
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008ce:	f107 031c 	add.w	r3, r7, #28
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	605a      	str	r2, [r3, #4]
 80008d8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008da:	463b      	mov	r3, r7
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]
 80008e8:	615a      	str	r2, [r3, #20]
 80008ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008ec:	4b22      	ldr	r3, [pc, #136]	; (8000978 <MX_TIM3_Init+0xb0>)
 80008ee:	4a23      	ldr	r2, [pc, #140]	; (800097c <MX_TIM3_Init+0xb4>)
 80008f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 799;
 80008f2:	4b21      	ldr	r3, [pc, #132]	; (8000978 <MX_TIM3_Init+0xb0>)
 80008f4:	f240 321f 	movw	r2, #799	; 0x31f
 80008f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fa:	4b1f      	ldr	r3, [pc, #124]	; (8000978 <MX_TIM3_Init+0xb0>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 262;
 8000900:	4b1d      	ldr	r3, [pc, #116]	; (8000978 <MX_TIM3_Init+0xb0>)
 8000902:	f44f 7283 	mov.w	r2, #262	; 0x106
 8000906:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000908:	4b1b      	ldr	r3, [pc, #108]	; (8000978 <MX_TIM3_Init+0xb0>)
 800090a:	2200      	movs	r2, #0
 800090c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800090e:	4b1a      	ldr	r3, [pc, #104]	; (8000978 <MX_TIM3_Init+0xb0>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000914:	4818      	ldr	r0, [pc, #96]	; (8000978 <MX_TIM3_Init+0xb0>)
 8000916:	f002 fc45 	bl	80031a4 <HAL_TIM_PWM_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8000920:	f000 f912 	bl	8000b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000924:	2300      	movs	r3, #0
 8000926:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800092c:	f107 031c 	add.w	r3, r7, #28
 8000930:	4619      	mov	r1, r3
 8000932:	4811      	ldr	r0, [pc, #68]	; (8000978 <MX_TIM3_Init+0xb0>)
 8000934:	f003 fd2e 	bl	8004394 <HAL_TIMEx_MasterConfigSynchronization>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800093e:	f000 f903 	bl	8000b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000942:	2360      	movs	r3, #96	; 0x60
 8000944:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800094a:	2300      	movs	r3, #0
 800094c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000952:	463b      	mov	r3, r7
 8000954:	2200      	movs	r2, #0
 8000956:	4619      	mov	r1, r3
 8000958:	4807      	ldr	r0, [pc, #28]	; (8000978 <MX_TIM3_Init+0xb0>)
 800095a:	f002 feef 	bl	800373c <HAL_TIM_PWM_ConfigChannel>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8000964:	f000 f8f0 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000968:	4803      	ldr	r0, [pc, #12]	; (8000978 <MX_TIM3_Init+0xb0>)
 800096a:	f000 fb01 	bl	8000f70 <HAL_TIM_MspPostInit>

}
 800096e:	bf00      	nop
 8000970:	3728      	adds	r7, #40	; 0x28
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	200000d8 	.word	0x200000d8
 800097c:	40000400 	.word	0x40000400

08000980 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000986:	1d3b      	adds	r3, r7, #4
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000990:	4b15      	ldr	r3, [pc, #84]	; (80009e8 <MX_TIM6_Init+0x68>)
 8000992:	4a16      	ldr	r2, [pc, #88]	; (80009ec <MX_TIM6_Init+0x6c>)
 8000994:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000;
 8000996:	4b14      	ldr	r3, [pc, #80]	; (80009e8 <MX_TIM6_Init+0x68>)
 8000998:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800099c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800099e:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <MX_TIM6_Init+0x68>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000;
 80009a4:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <MX_TIM6_Init+0x68>)
 80009a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80009aa:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ac:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <MX_TIM6_Init+0x68>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80009b2:	480d      	ldr	r0, [pc, #52]	; (80009e8 <MX_TIM6_Init+0x68>)
 80009b4:	f002 fb2e 	bl	8003014 <HAL_TIM_Base_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80009be:	f000 f8c3 	bl	8000b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009c2:	2300      	movs	r3, #0
 80009c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	4619      	mov	r1, r3
 80009ce:	4806      	ldr	r0, [pc, #24]	; (80009e8 <MX_TIM6_Init+0x68>)
 80009d0:	f003 fce0 	bl	8004394 <HAL_TIMEx_MasterConfigSynchronization>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80009da:	f000 f8b5 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	3710      	adds	r7, #16
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20000124 	.word	0x20000124
 80009ec:	40001000 	.word	0x40001000

080009f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009f4:	4b14      	ldr	r3, [pc, #80]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 80009f6:	4a15      	ldr	r2, [pc, #84]	; (8000a4c <MX_USART2_UART_Init+0x5c>)
 80009f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009fa:	4b13      	ldr	r3, [pc, #76]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 80009fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 8000a16:	220c      	movs	r2, #12
 8000a18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a26:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a32:	4805      	ldr	r0, [pc, #20]	; (8000a48 <MX_USART2_UART_Init+0x58>)
 8000a34:	f003 fd54 	bl	80044e0 <HAL_UART_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a3e:	f000 f883 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000170 	.word	0x20000170
 8000a4c:	40004400 	.word	0x40004400

08000a50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	; 0x28
 8000a54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a56:	f107 0314 	add.w	r3, r7, #20
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	601a      	str	r2, [r3, #0]
 8000a5e:	605a      	str	r2, [r3, #4]
 8000a60:	609a      	str	r2, [r3, #8]
 8000a62:	60da      	str	r2, [r3, #12]
 8000a64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a66:	4b36      	ldr	r3, [pc, #216]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6a:	4a35      	ldr	r2, [pc, #212]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000a6c:	f043 0304 	orr.w	r3, r3, #4
 8000a70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a72:	4b33      	ldr	r3, [pc, #204]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a76:	f003 0304 	and.w	r3, r3, #4
 8000a7a:	613b      	str	r3, [r7, #16]
 8000a7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a7e:	4b30      	ldr	r3, [pc, #192]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a82:	4a2f      	ldr	r2, [pc, #188]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000a84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a8a:	4b2d      	ldr	r3, [pc, #180]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a96:	4b2a      	ldr	r3, [pc, #168]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9a:	4a29      	ldr	r2, [pc, #164]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aa2:	4b27      	ldr	r3, [pc, #156]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aae:	4b24      	ldr	r3, [pc, #144]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab2:	4a23      	ldr	r2, [pc, #140]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000ab4:	f043 0302 	orr.w	r3, r3, #2
 8000ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aba:	4b21      	ldr	r3, [pc, #132]	; (8000b40 <MX_GPIO_Init+0xf0>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000abe:	f003 0302 	and.w	r3, r3, #2
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2160      	movs	r1, #96	; 0x60
 8000aca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ace:	f000 ff51 	bl	8001974 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD2_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin;
 8000ad2:	2360      	movs	r3, #96	; 0x60
 8000ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aec:	f000 fd98 	bl	8001620 <HAL_GPIO_Init>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 8000af0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000af4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000af6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000afa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	4619      	mov	r1, r3
 8000b06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b0a:	f000 fd89 	bl	8001620 <HAL_GPIO_Init>

  /*Configure GPIO pin : B3_Pin */
  GPIO_InitStruct.Pin = B3_Pin;
 8000b0e:	2308      	movs	r3, #8
 8000b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000b12:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000b16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B3_GPIO_Port, &GPIO_InitStruct);
 8000b1c:	f107 0314 	add.w	r3, r7, #20
 8000b20:	4619      	mov	r1, r3
 8000b22:	4808      	ldr	r0, [pc, #32]	; (8000b44 <MX_GPIO_Init+0xf4>)
 8000b24:	f000 fd7c 	bl	8001620 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	2028      	movs	r0, #40	; 0x28
 8000b2e:	f000 fd40 	bl	80015b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b32:	2028      	movs	r0, #40	; 0x28
 8000b34:	f000 fd59 	bl	80015ea <HAL_NVIC_EnableIRQ>

}
 8000b38:	bf00      	nop
 8000b3a:	3728      	adds	r7, #40	; 0x28
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40021000 	.word	0x40021000
 8000b44:	48000400 	.word	0x48000400

08000b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b4c:	b672      	cpsid	i
}
 8000b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <Error_Handler+0x8>
	...

08000b54 <mainloop>:
LED ledBlue;
BUTTON d2;
BUTTON d3;

void mainloop()
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
	startTimer(&htim6, &clock);
 8000b58:	4908      	ldr	r1, [pc, #32]	; (8000b7c <mainloop+0x28>)
 8000b5a:	4809      	ldr	r0, [pc, #36]	; (8000b80 <mainloop+0x2c>)
 8000b5c:	f7ff fd35 	bl	80005ca <startTimer>
	buttonsInit();
 8000b60:	f000 f824 	bl	8000bac <buttonsInit>
	ledsInit();
 8000b64:	f000 f80e 	bl	8000b84 <ledsInit>

	//OnButtonClickTurnOnLed(&d2, &ledRed);

	StartPWM();
 8000b68:	f7ff fdc4 	bl	80006f4 <StartPWM>

	while (1)
	{
		if (commTask())
 8000b6c:	f000 f89e 	bl	8000cac <commTask>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d0fa      	beq.n	8000b6c <mainloop+0x18>
		{
			handleCommand();
 8000b76:	f000 f917 	bl	8000da8 <handleCommand>
		if (commTask())
 8000b7a:	e7f7      	b.n	8000b6c <mainloop+0x18>
 8000b7c:	20000264 	.word	0x20000264
 8000b80:	20000124 	.word	0x20000124

08000b84 <ledsInit>:
	}
}


void ledsInit()
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
	LedInit(&ledRed, LD3_GPIO_Port, LD3_Pin);
 8000b88:	2240      	movs	r2, #64	; 0x40
 8000b8a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000b8e:	4805      	ldr	r0, [pc, #20]	; (8000ba4 <ledsInit+0x20>)
 8000b90:	f7ff fd6c 	bl	800066c <LedInit>
	LedInit(&ledBlue, GPIOA, LD2_Pin);
 8000b94:	2220      	movs	r2, #32
 8000b96:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000b9a:	4803      	ldr	r0, [pc, #12]	; (8000ba8 <ledsInit+0x24>)
 8000b9c:	f7ff fd66 	bl	800066c <LedInit>
}
 8000ba0:	bf00      	nop
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000274 	.word	0x20000274
 8000ba8:	20000288 	.word	0x20000288

08000bac <buttonsInit>:


void buttonsInit()
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
	ButtonInit(&d2, B2_GPIO_Port, B2_Pin);
 8000bb0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bb4:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000bb8:	4804      	ldr	r0, [pc, #16]	; (8000bcc <buttonsInit+0x20>)
 8000bba:	f7ff fcf3 	bl	80005a4 <ButtonInit>
	ButtonInit(&d3, B3_GPIO_Port, B3_Pin);
 8000bbe:	2208      	movs	r2, #8
 8000bc0:	4903      	ldr	r1, [pc, #12]	; (8000bd0 <buttonsInit+0x24>)
 8000bc2:	4804      	ldr	r0, [pc, #16]	; (8000bd4 <buttonsInit+0x28>)
 8000bc4:	f7ff fcee 	bl	80005a4 <ButtonInit>
}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	2000029c 	.word	0x2000029c
 8000bd0:	48000400 	.word	0x48000400
 8000bd4:	200002a4 	.word	0x200002a4

08000bd8 <_write>:
	{
		StopBuzzer(timer);
	}
}

int _write(int fd, char* ptr, int len) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	b29a      	uxth	r2, r3
 8000be8:	f04f 33ff 	mov.w	r3, #4294967295
 8000bec:	68b9      	ldr	r1, [r7, #8]
 8000bee:	4804      	ldr	r0, [pc, #16]	; (8000c00 <_write+0x28>)
 8000bf0:	f003 fcc4 	bl	800457c <HAL_UART_Transmit>
    return len;
 8000bf4:	687b      	ldr	r3, [r7, #4]
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000170 	.word	0x20000170

08000c04 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
	if(htim == &htim6)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d006      	beq.n	8000c22 <HAL_TIM_PeriodElapsedCallback+0x1e>
//		{
//			autoReloadIndex = 0;
//		}
	}

	else if(htim == &htim2) //Brightness
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a06      	ldr	r2, [pc, #24]	; (8000c30 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d102      	bne.n	8000c22 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		LedOn(&ledBlue);
 8000c1c:	4805      	ldr	r0, [pc, #20]	; (8000c34 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000c1e:	f7ff fd42 	bl	80006a6 <LedOn>
	}

}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000124 	.word	0x20000124
 8000c30:	2000008c 	.word	0x2000008c
 8000c34:	20000288 	.word	0x20000288

08000c38 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	80fb      	strh	r3, [r7, #6]
	//pressBuzzer(&htim3, &d2);

	_level = (_level + 10) % 100;
 8000c42:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <HAL_GPIO_EXTI_Callback+0x40>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f103 020a 	add.w	r2, r3, #10
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <HAL_GPIO_EXTI_Callback+0x44>)
 8000c4c:	fb83 1302 	smull	r1, r3, r3, r2
 8000c50:	1159      	asrs	r1, r3, #5
 8000c52:	17d3      	asrs	r3, r2, #31
 8000c54:	1acb      	subs	r3, r1, r3
 8000c56:	2164      	movs	r1, #100	; 0x64
 8000c58:	fb01 f303 	mul.w	r3, r1, r3
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	4a06      	ldr	r2, [pc, #24]	; (8000c78 <HAL_GPIO_EXTI_Callback+0x40>)
 8000c60:	6013      	str	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, _level);
 8000c62:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <HAL_GPIO_EXTI_Callback+0x40>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <HAL_GPIO_EXTI_Callback+0x48>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	20000260 	.word	0x20000260
 8000c7c:	51eb851f 	.word	0x51eb851f
 8000c80:	2000008c 	.word	0x2000008c

08000c84 <HAL_TIM_PWM_PulseFinishedCallback>:


void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	if(htim == &htim2) //Brightness
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a05      	ldr	r2, [pc, #20]	; (8000ca4 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d102      	bne.n	8000c9a <HAL_TIM_PWM_PulseFinishedCallback+0x16>
	{
		LedOff(&ledBlue);
 8000c94:	4804      	ldr	r0, [pc, #16]	; (8000ca8 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000c96:	f7ff fd19 	bl	80006cc <LedOff>
	}
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	2000008c 	.word	0x2000008c
 8000ca8:	20000288 	.word	0x20000288

08000cac <commTask>:


int commTask()
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
	uint8_t ch;

	HAL_StatusTypeDef Status = HAL_UART_Receive(&huart2, &ch, 1, 10);
 8000cb2:	1db9      	adds	r1, r7, #6
 8000cb4:	230a      	movs	r3, #10
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	4836      	ldr	r0, [pc, #216]	; (8000d94 <commTask+0xe8>)
 8000cba:	f003 fcf3 	bl	80046a4 <HAL_UART_Receive>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
	if (Status != HAL_OK)
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d020      	beq.n	8000d0a <commTask+0x5e>
	{
		if ((huart2.Instance->ISR & USART_ISR_ORE) != 0)
 8000cc8:	4b32      	ldr	r3, [pc, #200]	; (8000d94 <commTask+0xe8>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	f003 0308 	and.w	r3, r3, #8
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d011      	beq.n	8000cfa <commTask+0x4e>
		{
			__HAL_UART_CLEAR_OREFLAG(&huart2);
 8000cd6:	4b2f      	ldr	r3, [pc, #188]	; (8000d94 <commTask+0xe8>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2208      	movs	r2, #8
 8000cdc:	621a      	str	r2, [r3, #32]
		}

		// here we have a time to print the command
		while (cmdprint < cmdcount)
 8000cde:	e00c      	b.n	8000cfa <commTask+0x4e>
		{
			HAL_UART_Transmit(&huart2, &cmdbuffer[cmdprint++], 1, 0xFFFF);
 8000ce0:	4b2d      	ldr	r3, [pc, #180]	; (8000d98 <commTask+0xec>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	1c5a      	adds	r2, r3, #1
 8000ce6:	492c      	ldr	r1, [pc, #176]	; (8000d98 <commTask+0xec>)
 8000ce8:	600a      	str	r2, [r1, #0]
 8000cea:	4a2c      	ldr	r2, [pc, #176]	; (8000d9c <commTask+0xf0>)
 8000cec:	1899      	adds	r1, r3, r2
 8000cee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	4827      	ldr	r0, [pc, #156]	; (8000d94 <commTask+0xe8>)
 8000cf6:	f003 fc41 	bl	800457c <HAL_UART_Transmit>
		while (cmdprint < cmdcount)
 8000cfa:	4b27      	ldr	r3, [pc, #156]	; (8000d98 <commTask+0xec>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	4b28      	ldr	r3, [pc, #160]	; (8000da0 <commTask+0xf4>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	dbec      	blt.n	8000ce0 <commTask+0x34>
		}

		return 0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	e03f      	b.n	8000d8a <commTask+0xde>
	}

	if (ch != '\r' && ch != '\n')
 8000d0a:	79bb      	ldrb	r3, [r7, #6]
 8000d0c:	2b0d      	cmp	r3, #13
 8000d0e:	d023      	beq.n	8000d58 <commTask+0xac>
 8000d10:	79bb      	ldrb	r3, [r7, #6]
 8000d12:	2b0a      	cmp	r3, #10
 8000d14:	d020      	beq.n	8000d58 <commTask+0xac>
	{
		//HAL_UART_Transmit(&huart2, &ch, 1, 0xFFFF);

		if (cmdcount >= MAX_BUFFER_LENGTH)
 8000d16:	4b22      	ldr	r3, [pc, #136]	; (8000da0 <commTask+0xf4>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	2b63      	cmp	r3, #99	; 0x63
 8000d1c:	dd05      	ble.n	8000d2a <commTask+0x7e>
		{
			cmdcount = 0;
 8000d1e:	4b20      	ldr	r3, [pc, #128]	; (8000da0 <commTask+0xf4>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
			cmdprint = 0;
 8000d24:	4b1c      	ldr	r3, [pc, #112]	; (8000d98 <commTask+0xec>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
		}

		cmdbuffer[cmdcount++] = ch;
 8000d2a:	4b1d      	ldr	r3, [pc, #116]	; (8000da0 <commTask+0xf4>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	1c5a      	adds	r2, r3, #1
 8000d30:	491b      	ldr	r1, [pc, #108]	; (8000da0 <commTask+0xf4>)
 8000d32:	600a      	str	r2, [r1, #0]
 8000d34:	79b9      	ldrb	r1, [r7, #6]
 8000d36:	4a19      	ldr	r2, [pc, #100]	; (8000d9c <commTask+0xf0>)
 8000d38:	54d1      	strb	r1, [r2, r3]
		return 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	e025      	b.n	8000d8a <commTask+0xde>
	}

	// here we have a time to print the command
	while (cmdprint < cmdcount)
	{
		HAL_UART_Transmit(&huart2, &cmdbuffer[cmdprint++], 1, 0xFFFF);
 8000d3e:	4b16      	ldr	r3, [pc, #88]	; (8000d98 <commTask+0xec>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	1c5a      	adds	r2, r3, #1
 8000d44:	4914      	ldr	r1, [pc, #80]	; (8000d98 <commTask+0xec>)
 8000d46:	600a      	str	r2, [r1, #0]
 8000d48:	4a14      	ldr	r2, [pc, #80]	; (8000d9c <commTask+0xf0>)
 8000d4a:	1899      	adds	r1, r3, r2
 8000d4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d50:	2201      	movs	r2, #1
 8000d52:	4810      	ldr	r0, [pc, #64]	; (8000d94 <commTask+0xe8>)
 8000d54:	f003 fc12 	bl	800457c <HAL_UART_Transmit>
	while (cmdprint < cmdcount)
 8000d58:	4b0f      	ldr	r3, [pc, #60]	; (8000d98 <commTask+0xec>)
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	4b10      	ldr	r3, [pc, #64]	; (8000da0 <commTask+0xf4>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	dbec      	blt.n	8000d3e <commTask+0x92>
	}

	HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, 0xFFFF);
 8000d64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d68:	2202      	movs	r2, #2
 8000d6a:	490e      	ldr	r1, [pc, #56]	; (8000da4 <commTask+0xf8>)
 8000d6c:	4809      	ldr	r0, [pc, #36]	; (8000d94 <commTask+0xe8>)
 8000d6e:	f003 fc05 	bl	800457c <HAL_UART_Transmit>

	cmdbuffer[cmdcount] = 0;
 8000d72:	4b0b      	ldr	r3, [pc, #44]	; (8000da0 <commTask+0xf4>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a09      	ldr	r2, [pc, #36]	; (8000d9c <commTask+0xf0>)
 8000d78:	2100      	movs	r1, #0
 8000d7a:	54d1      	strb	r1, [r2, r3]
	cmdcount = 0;
 8000d7c:	4b08      	ldr	r3, [pc, #32]	; (8000da0 <commTask+0xf4>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
	cmdprint = 0;
 8000d82:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <commTask+0xec>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
	return 1;
 8000d88:	2301      	movs	r3, #1
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	20000170 	.word	0x20000170
 8000d98:	2000025c 	.word	0x2000025c
 8000d9c:	200001f4 	.word	0x200001f4
 8000da0:	20000258 	.word	0x20000258
 8000da4:	08006594 	.word	0x08006594

08000da8 <handleCommand>:

void handleCommand()
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b088      	sub	sp, #32
 8000dac:	af00      	add	r7, sp, #0
  char cmd[20];
  int maxCount;

  int params = sscanf((const char*)cmdbuffer, "%s %d", cmd, &maxCount);
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	f107 0208 	add.w	r2, r7, #8
 8000db4:	4920      	ldr	r1, [pc, #128]	; (8000e38 <handleCommand+0x90>)
 8000db6:	4821      	ldr	r0, [pc, #132]	; (8000e3c <handleCommand+0x94>)
 8000db8:	f004 fa56 	bl	8005268 <siscanf>
 8000dbc:	61f8      	str	r0, [r7, #28]

  if (params == 0)
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d034      	beq.n	8000e2e <handleCommand+0x86>
  {
	  return;
  }

  if (strcmp(cmd, "full") == 0)
 8000dc4:	f107 0308 	add.w	r3, r7, #8
 8000dc8:	491d      	ldr	r1, [pc, #116]	; (8000e40 <handleCommand+0x98>)
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fa00 	bl	80001d0 <strcmp>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d02c      	beq.n	8000e30 <handleCommand+0x88>
  {
	  //turning_on_led();
  }
  else if (strcmp(cmd, "half") == 0)
 8000dd6:	f107 0308 	add.w	r3, r7, #8
 8000dda:	491a      	ldr	r1, [pc, #104]	; (8000e44 <handleCommand+0x9c>)
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff f9f7 	bl	80001d0 <strcmp>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d023      	beq.n	8000e30 <handleCommand+0x88>
  {
	  //half_brightness();
  }
  else if(strcmp(cmd, "blink") == 0)
 8000de8:	f107 0308 	add.w	r3, r7, #8
 8000dec:	4916      	ldr	r1, [pc, #88]	; (8000e48 <handleCommand+0xa0>)
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff f9ee 	bl	80001d0 <strcmp>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d01a      	beq.n	8000e30 <handleCommand+0x88>
  {
	  //start_blink();
  }
  else if(strcmp(cmd, "off") == 0)
 8000dfa:	f107 0308 	add.w	r3, r7, #8
 8000dfe:	4913      	ldr	r1, [pc, #76]	; (8000e4c <handleCommand+0xa4>)
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff f9e5 	bl	80001d0 <strcmp>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d011      	beq.n	8000e30 <handleCommand+0x88>
  {
	  //turning_off_led();
  }
  else if(strcmp(cmd, "time") == 0)
 8000e0c:	f107 0308 	add.w	r3, r7, #8
 8000e10:	490f      	ldr	r1, [pc, #60]	; (8000e50 <handleCommand+0xa8>)
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff f9dc 	bl	80001d0 <strcmp>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d103      	bne.n	8000e26 <handleCommand+0x7e>
  {
	  getFullTime(&clock);
 8000e1e:	480d      	ldr	r0, [pc, #52]	; (8000e54 <handleCommand+0xac>)
 8000e20:	f7ff fbe6 	bl	80005f0 <getFullTime>
 8000e24:	e004      	b.n	8000e30 <handleCommand+0x88>
  }
  else
  {
	  printf("Invalid command\r\n");
 8000e26:	480c      	ldr	r0, [pc, #48]	; (8000e58 <handleCommand+0xb0>)
 8000e28:	f004 fa16 	bl	8005258 <puts>
 8000e2c:	e000      	b.n	8000e30 <handleCommand+0x88>
	  return;
 8000e2e:	bf00      	nop
  }
}
 8000e30:	3720      	adds	r7, #32
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	08006598 	.word	0x08006598
 8000e3c:	200001f4 	.word	0x200001f4
 8000e40:	080065a0 	.word	0x080065a0
 8000e44:	080065a8 	.word	0x080065a8
 8000e48:	080065b0 	.word	0x080065b0
 8000e4c:	080065b8 	.word	0x080065b8
 8000e50:	080065bc 	.word	0x080065bc
 8000e54:	20000264 	.word	0x20000264
 8000e58:	080065c4 	.word	0x080065c4

08000e5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e66:	4a0e      	ldr	r2, [pc, #56]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6613      	str	r3, [r2, #96]	; 0x60
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e7e:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e84:	6593      	str	r3, [r2, #88]	; 0x58
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000eb4:	d114      	bne.n	8000ee0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000eb6:	4b19      	ldr	r3, [pc, #100]	; (8000f1c <HAL_TIM_Base_MspInit+0x78>)
 8000eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eba:	4a18      	ldr	r2, [pc, #96]	; (8000f1c <HAL_TIM_Base_MspInit+0x78>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	6593      	str	r3, [r2, #88]	; 0x58
 8000ec2:	4b16      	ldr	r3, [pc, #88]	; (8000f1c <HAL_TIM_Base_MspInit+0x78>)
 8000ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	201c      	movs	r0, #28
 8000ed4:	f000 fb6d 	bl	80015b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ed8:	201c      	movs	r0, #28
 8000eda:	f000 fb86 	bl	80015ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000ede:	e018      	b.n	8000f12 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM6)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a0e      	ldr	r2, [pc, #56]	; (8000f20 <HAL_TIM_Base_MspInit+0x7c>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d113      	bne.n	8000f12 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000eea:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <HAL_TIM_Base_MspInit+0x78>)
 8000eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eee:	4a0b      	ldr	r2, [pc, #44]	; (8000f1c <HAL_TIM_Base_MspInit+0x78>)
 8000ef0:	f043 0310 	orr.w	r3, r3, #16
 8000ef4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ef6:	4b09      	ldr	r3, [pc, #36]	; (8000f1c <HAL_TIM_Base_MspInit+0x78>)
 8000ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000efa:	f003 0310 	and.w	r3, r3, #16
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2100      	movs	r1, #0
 8000f06:	2036      	movs	r0, #54	; 0x36
 8000f08:	f000 fb53 	bl	80015b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f0c:	2036      	movs	r0, #54	; 0x36
 8000f0e:	f000 fb6c 	bl	80015ea <HAL_NVIC_EnableIRQ>
}
 8000f12:	bf00      	nop
 8000f14:	3710      	adds	r7, #16
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40001000 	.word	0x40001000

08000f24 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0d      	ldr	r2, [pc, #52]	; (8000f68 <HAL_TIM_PWM_MspInit+0x44>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d113      	bne.n	8000f5e <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f36:	4b0d      	ldr	r3, [pc, #52]	; (8000f6c <HAL_TIM_PWM_MspInit+0x48>)
 8000f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f3a:	4a0c      	ldr	r2, [pc, #48]	; (8000f6c <HAL_TIM_PWM_MspInit+0x48>)
 8000f3c:	f043 0302 	orr.w	r3, r3, #2
 8000f40:	6593      	str	r3, [r2, #88]	; 0x58
 8000f42:	4b0a      	ldr	r3, [pc, #40]	; (8000f6c <HAL_TIM_PWM_MspInit+0x48>)
 8000f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2100      	movs	r1, #0
 8000f52:	201d      	movs	r0, #29
 8000f54:	f000 fb2d 	bl	80015b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f58:	201d      	movs	r0, #29
 8000f5a:	f000 fb46 	bl	80015ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40000400 	.word	0x40000400
 8000f6c:	40021000 	.word	0x40021000

08000f70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08a      	sub	sp, #40	; 0x28
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f78:	f107 0314 	add.w	r3, r7, #20
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f90:	d11d      	bne.n	8000fce <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f92:	4b21      	ldr	r3, [pc, #132]	; (8001018 <HAL_TIM_MspPostInit+0xa8>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f96:	4a20      	ldr	r2, [pc, #128]	; (8001018 <HAL_TIM_MspPostInit+0xa8>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f9e:	4b1e      	ldr	r3, [pc, #120]	; (8001018 <HAL_TIM_MspPostInit+0xa8>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	613b      	str	r3, [r7, #16]
 8000fa8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000faa:	2301      	movs	r3, #1
 8000fac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fc8:	f000 fb2a 	bl	8001620 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000fcc:	e020      	b.n	8001010 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a12      	ldr	r2, [pc, #72]	; (800101c <HAL_TIM_MspPostInit+0xac>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d11b      	bne.n	8001010 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	; (8001018 <HAL_TIM_MspPostInit+0xa8>)
 8000fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fdc:	4a0e      	ldr	r2, [pc, #56]	; (8001018 <HAL_TIM_MspPostInit+0xa8>)
 8000fde:	f043 0302 	orr.w	r3, r3, #2
 8000fe2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <HAL_TIM_MspPostInit+0xa8>)
 8000fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe8:	f003 0302 	and.w	r3, r3, #2
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ff0:	2310      	movs	r3, #16
 8000ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001000:	2302      	movs	r3, #2
 8001002:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	4619      	mov	r1, r3
 800100a:	4805      	ldr	r0, [pc, #20]	; (8001020 <HAL_TIM_MspPostInit+0xb0>)
 800100c:	f000 fb08 	bl	8001620 <HAL_GPIO_Init>
}
 8001010:	bf00      	nop
 8001012:	3728      	adds	r7, #40	; 0x28
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40021000 	.word	0x40021000
 800101c:	40000400 	.word	0x40000400
 8001020:	48000400 	.word	0x48000400

08001024 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b0ac      	sub	sp, #176	; 0xb0
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	2288      	movs	r2, #136	; 0x88
 8001042:	2100      	movs	r1, #0
 8001044:	4618      	mov	r0, r3
 8001046:	f004 f891 	bl	800516c <memset>
  if(huart->Instance==USART2)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a21      	ldr	r2, [pc, #132]	; (80010d4 <HAL_UART_MspInit+0xb0>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d13b      	bne.n	80010cc <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001054:	2302      	movs	r3, #2
 8001056:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001058:	2300      	movs	r3, #0
 800105a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	4618      	mov	r0, r3
 8001062:	f001 fb1b 	bl	800269c <HAL_RCCEx_PeriphCLKConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800106c:	f7ff fd6c 	bl	8000b48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001070:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <HAL_UART_MspInit+0xb4>)
 8001072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001074:	4a18      	ldr	r2, [pc, #96]	; (80010d8 <HAL_UART_MspInit+0xb4>)
 8001076:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107a:	6593      	str	r3, [r2, #88]	; 0x58
 800107c:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <HAL_UART_MspInit+0xb4>)
 800107e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001084:	613b      	str	r3, [r7, #16]
 8001086:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001088:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <HAL_UART_MspInit+0xb4>)
 800108a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108c:	4a12      	ldr	r2, [pc, #72]	; (80010d8 <HAL_UART_MspInit+0xb4>)
 800108e:	f043 0301 	orr.w	r3, r3, #1
 8001092:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001094:	4b10      	ldr	r3, [pc, #64]	; (80010d8 <HAL_UART_MspInit+0xb4>)
 8001096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001098:	f003 0301 	and.w	r3, r3, #1
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010a0:	230c      	movs	r3, #12
 80010a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a6:	2302      	movs	r3, #2
 80010a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b2:	2303      	movs	r3, #3
 80010b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010b8:	2307      	movs	r3, #7
 80010ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010c2:	4619      	mov	r1, r3
 80010c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010c8:	f000 faaa 	bl	8001620 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010cc:	bf00      	nop
 80010ce:	37b0      	adds	r7, #176	; 0xb0
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40004400 	.word	0x40004400
 80010d8:	40021000 	.word	0x40021000

080010dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010e0:	e7fe      	b.n	80010e0 <NMI_Handler+0x4>

080010e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e6:	e7fe      	b.n	80010e6 <HardFault_Handler+0x4>

080010e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010ec:	e7fe      	b.n	80010ec <MemManage_Handler+0x4>

080010ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010f2:	e7fe      	b.n	80010f2 <BusFault_Handler+0x4>

080010f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f8:	e7fe      	b.n	80010f8 <UsageFault_Handler+0x4>

080010fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001116:	b480      	push	{r7}
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001128:	f000 f948 	bl	80013bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}

08001130 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001134:	4802      	ldr	r0, [pc, #8]	; (8001140 <TIM2_IRQHandler+0x10>)
 8001136:	f002 f9e1 	bl	80034fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	2000008c 	.word	0x2000008c

08001144 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001148:	4802      	ldr	r0, [pc, #8]	; (8001154 <TIM3_IRQHandler+0x10>)
 800114a:	f002 f9d7 	bl	80034fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	200000d8 	.word	0x200000d8

08001158 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 800115c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001160:	f000 fc20 	bl	80019a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001164:	bf00      	nop
 8001166:	bd80      	pop	{r7, pc}

08001168 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800116c:	4802      	ldr	r0, [pc, #8]	; (8001178 <TIM6_DAC_IRQHandler+0x10>)
 800116e:	f002 f9c5 	bl	80034fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000124 	.word	0x20000124

0800117c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	e00a      	b.n	80011a4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800118e:	f3af 8000 	nop.w
 8001192:	4601      	mov	r1, r0
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	1c5a      	adds	r2, r3, #1
 8001198:	60ba      	str	r2, [r7, #8]
 800119a:	b2ca      	uxtb	r2, r1
 800119c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	3301      	adds	r3, #1
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	697a      	ldr	r2, [r7, #20]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	dbf0      	blt.n	800118e <_read+0x12>
	}

return len;
 80011ac:	687b      	ldr	r3, [r7, #4]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
	return -1;
 80011be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b083      	sub	sp, #12
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011de:	605a      	str	r2, [r3, #4]
	return 0;
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr

080011ee <_isatty>:

int _isatty(int file)
{
 80011ee:	b480      	push	{r7}
 80011f0:	b083      	sub	sp, #12
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
	return 1;
 80011f6:	2301      	movs	r3, #1
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
	return 0;
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	3714      	adds	r7, #20
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
	...

08001220 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001228:	4a14      	ldr	r2, [pc, #80]	; (800127c <_sbrk+0x5c>)
 800122a:	4b15      	ldr	r3, [pc, #84]	; (8001280 <_sbrk+0x60>)
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001234:	4b13      	ldr	r3, [pc, #76]	; (8001284 <_sbrk+0x64>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d102      	bne.n	8001242 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800123c:	4b11      	ldr	r3, [pc, #68]	; (8001284 <_sbrk+0x64>)
 800123e:	4a12      	ldr	r2, [pc, #72]	; (8001288 <_sbrk+0x68>)
 8001240:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001242:	4b10      	ldr	r3, [pc, #64]	; (8001284 <_sbrk+0x64>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4413      	add	r3, r2
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	429a      	cmp	r2, r3
 800124e:	d207      	bcs.n	8001260 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001250:	f003 ff62 	bl	8005118 <__errno>
 8001254:	4603      	mov	r3, r0
 8001256:	220c      	movs	r2, #12
 8001258:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
 800125e:	e009      	b.n	8001274 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001260:	4b08      	ldr	r3, [pc, #32]	; (8001284 <_sbrk+0x64>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001266:	4b07      	ldr	r3, [pc, #28]	; (8001284 <_sbrk+0x64>)
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4413      	add	r3, r2
 800126e:	4a05      	ldr	r2, [pc, #20]	; (8001284 <_sbrk+0x64>)
 8001270:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001272:	68fb      	ldr	r3, [r7, #12]
}
 8001274:	4618      	mov	r0, r3
 8001276:	3718      	adds	r7, #24
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20018000 	.word	0x20018000
 8001280:	00000400 	.word	0x00000400
 8001284:	200002ac 	.word	0x200002ac
 8001288:	200002c8 	.word	0x200002c8

0800128c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001290:	4b06      	ldr	r3, [pc, #24]	; (80012ac <SystemInit+0x20>)
 8001292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001296:	4a05      	ldr	r2, [pc, #20]	; (80012ac <SystemInit+0x20>)
 8001298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800129c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	e000ed00 	.word	0xe000ed00

080012b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012b4:	f7ff ffea 	bl	800128c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012b8:	480c      	ldr	r0, [pc, #48]	; (80012ec <LoopForever+0x6>)
  ldr r1, =_edata
 80012ba:	490d      	ldr	r1, [pc, #52]	; (80012f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012bc:	4a0d      	ldr	r2, [pc, #52]	; (80012f4 <LoopForever+0xe>)
  movs r3, #0
 80012be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012c0:	e002      	b.n	80012c8 <LoopCopyDataInit>

080012c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012c6:	3304      	adds	r3, #4

080012c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012cc:	d3f9      	bcc.n	80012c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ce:	4a0a      	ldr	r2, [pc, #40]	; (80012f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012d0:	4c0a      	ldr	r4, [pc, #40]	; (80012fc <LoopForever+0x16>)
  movs r3, #0
 80012d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012d4:	e001      	b.n	80012da <LoopFillZerobss>

080012d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012d8:	3204      	adds	r2, #4

080012da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012dc:	d3fb      	bcc.n	80012d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012de:	f003 ff21 	bl	8005124 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012e2:	f7ff fa15 	bl	8000710 <main>

080012e6 <LoopForever>:

LoopForever:
    b LoopForever
 80012e6:	e7fe      	b.n	80012e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012f0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80012f4:	080067c0 	.word	0x080067c0
  ldr r2, =_sbss
 80012f8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80012fc:	200002c4 	.word	0x200002c4

08001300 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001300:	e7fe      	b.n	8001300 <ADC1_2_IRQHandler>
	...

08001304 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800130a:	2300      	movs	r3, #0
 800130c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800130e:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <HAL_Init+0x3c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a0b      	ldr	r2, [pc, #44]	; (8001340 <HAL_Init+0x3c>)
 8001314:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001318:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800131a:	2003      	movs	r0, #3
 800131c:	f000 f93e 	bl	800159c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001320:	2000      	movs	r0, #0
 8001322:	f000 f80f 	bl	8001344 <HAL_InitTick>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d002      	beq.n	8001332 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	71fb      	strb	r3, [r7, #7]
 8001330:	e001      	b.n	8001336 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001332:	f7ff fd93 	bl	8000e5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001336:	79fb      	ldrb	r3, [r7, #7]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40022000 	.word	0x40022000

08001344 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800134c:	2300      	movs	r3, #0
 800134e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001350:	4b17      	ldr	r3, [pc, #92]	; (80013b0 <HAL_InitTick+0x6c>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d023      	beq.n	80013a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001358:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <HAL_InitTick+0x70>)
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	4b14      	ldr	r3, [pc, #80]	; (80013b0 <HAL_InitTick+0x6c>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	4619      	mov	r1, r3
 8001362:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001366:	fbb3 f3f1 	udiv	r3, r3, r1
 800136a:	fbb2 f3f3 	udiv	r3, r2, r3
 800136e:	4618      	mov	r0, r3
 8001370:	f000 f949 	bl	8001606 <HAL_SYSTICK_Config>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d10f      	bne.n	800139a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2b0f      	cmp	r3, #15
 800137e:	d809      	bhi.n	8001394 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001380:	2200      	movs	r2, #0
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	f04f 30ff 	mov.w	r0, #4294967295
 8001388:	f000 f913 	bl	80015b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800138c:	4a0a      	ldr	r2, [pc, #40]	; (80013b8 <HAL_InitTick+0x74>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	e007      	b.n	80013a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	73fb      	strb	r3, [r7, #15]
 8001398:	e004      	b.n	80013a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	73fb      	strb	r3, [r7, #15]
 800139e:	e001      	b.n	80013a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013a0:	2301      	movs	r3, #1
 80013a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000008 	.word	0x20000008
 80013b4:	20000000 	.word	0x20000000
 80013b8:	20000004 	.word	0x20000004

080013bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013c0:	4b06      	ldr	r3, [pc, #24]	; (80013dc <HAL_IncTick+0x20>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <HAL_IncTick+0x24>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4413      	add	r3, r2
 80013cc:	4a04      	ldr	r2, [pc, #16]	; (80013e0 <HAL_IncTick+0x24>)
 80013ce:	6013      	str	r3, [r2, #0]
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	20000008 	.word	0x20000008
 80013e0:	200002b0 	.word	0x200002b0

080013e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  return uwTick;
 80013e8:	4b03      	ldr	r3, [pc, #12]	; (80013f8 <HAL_GetTick+0x14>)
 80013ea:	681b      	ldr	r3, [r3, #0]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	200002b0 	.word	0x200002b0

080013fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f003 0307 	and.w	r3, r3, #7
 800140a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <__NVIC_SetPriorityGrouping+0x44>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001412:	68ba      	ldr	r2, [r7, #8]
 8001414:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001418:	4013      	ands	r3, r2
 800141a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001424:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001428:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800142c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800142e:	4a04      	ldr	r2, [pc, #16]	; (8001440 <__NVIC_SetPriorityGrouping+0x44>)
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	60d3      	str	r3, [r2, #12]
}
 8001434:	bf00      	nop
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001448:	4b04      	ldr	r3, [pc, #16]	; (800145c <__NVIC_GetPriorityGrouping+0x18>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	0a1b      	lsrs	r3, r3, #8
 800144e:	f003 0307 	and.w	r3, r3, #7
}
 8001452:	4618      	mov	r0, r3
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146e:	2b00      	cmp	r3, #0
 8001470:	db0b      	blt.n	800148a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	f003 021f 	and.w	r2, r3, #31
 8001478:	4907      	ldr	r1, [pc, #28]	; (8001498 <__NVIC_EnableIRQ+0x38>)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	095b      	lsrs	r3, r3, #5
 8001480:	2001      	movs	r0, #1
 8001482:	fa00 f202 	lsl.w	r2, r0, r2
 8001486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	e000e100 	.word	0xe000e100

0800149c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	6039      	str	r1, [r7, #0]
 80014a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	db0a      	blt.n	80014c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	490c      	ldr	r1, [pc, #48]	; (80014e8 <__NVIC_SetPriority+0x4c>)
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	0112      	lsls	r2, r2, #4
 80014bc:	b2d2      	uxtb	r2, r2
 80014be:	440b      	add	r3, r1
 80014c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014c4:	e00a      	b.n	80014dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	b2da      	uxtb	r2, r3
 80014ca:	4908      	ldr	r1, [pc, #32]	; (80014ec <__NVIC_SetPriority+0x50>)
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	f003 030f 	and.w	r3, r3, #15
 80014d2:	3b04      	subs	r3, #4
 80014d4:	0112      	lsls	r2, r2, #4
 80014d6:	b2d2      	uxtb	r2, r2
 80014d8:	440b      	add	r3, r1
 80014da:	761a      	strb	r2, [r3, #24]
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	e000e100 	.word	0xe000e100
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b089      	sub	sp, #36	; 0x24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	f1c3 0307 	rsb	r3, r3, #7
 800150a:	2b04      	cmp	r3, #4
 800150c:	bf28      	it	cs
 800150e:	2304      	movcs	r3, #4
 8001510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	3304      	adds	r3, #4
 8001516:	2b06      	cmp	r3, #6
 8001518:	d902      	bls.n	8001520 <NVIC_EncodePriority+0x30>
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	3b03      	subs	r3, #3
 800151e:	e000      	b.n	8001522 <NVIC_EncodePriority+0x32>
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001524:	f04f 32ff 	mov.w	r2, #4294967295
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	43da      	mvns	r2, r3
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	401a      	ands	r2, r3
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001538:	f04f 31ff 	mov.w	r1, #4294967295
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	fa01 f303 	lsl.w	r3, r1, r3
 8001542:	43d9      	mvns	r1, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001548:	4313      	orrs	r3, r2
         );
}
 800154a:	4618      	mov	r0, r3
 800154c:	3724      	adds	r7, #36	; 0x24
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
	...

08001558 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3b01      	subs	r3, #1
 8001564:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001568:	d301      	bcc.n	800156e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800156a:	2301      	movs	r3, #1
 800156c:	e00f      	b.n	800158e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800156e:	4a0a      	ldr	r2, [pc, #40]	; (8001598 <SysTick_Config+0x40>)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3b01      	subs	r3, #1
 8001574:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001576:	210f      	movs	r1, #15
 8001578:	f04f 30ff 	mov.w	r0, #4294967295
 800157c:	f7ff ff8e 	bl	800149c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <SysTick_Config+0x40>)
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001586:	4b04      	ldr	r3, [pc, #16]	; (8001598 <SysTick_Config+0x40>)
 8001588:	2207      	movs	r2, #7
 800158a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	e000e010 	.word	0xe000e010

0800159c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff ff29 	bl	80013fc <__NVIC_SetPriorityGrouping>
}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b086      	sub	sp, #24
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	4603      	mov	r3, r0
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	607a      	str	r2, [r7, #4]
 80015be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015c4:	f7ff ff3e 	bl	8001444 <__NVIC_GetPriorityGrouping>
 80015c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	6978      	ldr	r0, [r7, #20]
 80015d0:	f7ff ff8e 	bl	80014f0 <NVIC_EncodePriority>
 80015d4:	4602      	mov	r2, r0
 80015d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015da:	4611      	mov	r1, r2
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff5d 	bl	800149c <__NVIC_SetPriority>
}
 80015e2:	bf00      	nop
 80015e4:	3718      	adds	r7, #24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4603      	mov	r3, r0
 80015f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff ff31 	bl	8001460 <__NVIC_EnableIRQ>
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff ffa2 	bl	8001558 <SysTick_Config>
 8001614:	4603      	mov	r3, r0
}
 8001616:	4618      	mov	r0, r3
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
	...

08001620 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001620:	b480      	push	{r7}
 8001622:	b087      	sub	sp, #28
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800162e:	e17f      	b.n	8001930 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	2101      	movs	r1, #1
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	fa01 f303 	lsl.w	r3, r1, r3
 800163c:	4013      	ands	r3, r2
 800163e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 8171 	beq.w	800192a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 0303 	and.w	r3, r3, #3
 8001650:	2b01      	cmp	r3, #1
 8001652:	d005      	beq.n	8001660 <HAL_GPIO_Init+0x40>
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f003 0303 	and.w	r3, r3, #3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d130      	bne.n	80016c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	2203      	movs	r2, #3
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	4013      	ands	r3, r2
 8001676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	4313      	orrs	r3, r2
 8001688:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	693a      	ldr	r2, [r7, #16]
 800168e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001696:	2201      	movs	r2, #1
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43db      	mvns	r3, r3
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	4013      	ands	r3, r2
 80016a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	091b      	lsrs	r3, r3, #4
 80016ac:	f003 0201 	and.w	r2, r3, #1
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 0303 	and.w	r3, r3, #3
 80016ca:	2b03      	cmp	r3, #3
 80016cc:	d118      	bne.n	8001700 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80016d4:	2201      	movs	r2, #1
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	4013      	ands	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	08db      	lsrs	r3, r3, #3
 80016ea:	f003 0201 	and.w	r2, r3, #1
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f003 0303 	and.w	r3, r3, #3
 8001708:	2b03      	cmp	r3, #3
 800170a:	d017      	beq.n	800173c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	2203      	movs	r2, #3
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	43db      	mvns	r3, r3
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	4013      	ands	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	689a      	ldr	r2, [r3, #8]
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 0303 	and.w	r3, r3, #3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d123      	bne.n	8001790 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	08da      	lsrs	r2, r3, #3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3208      	adds	r2, #8
 8001750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001754:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	f003 0307 	and.w	r3, r3, #7
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	220f      	movs	r2, #15
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	43db      	mvns	r3, r3
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4013      	ands	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	691a      	ldr	r2, [r3, #16]
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	4313      	orrs	r3, r2
 8001780:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	08da      	lsrs	r2, r3, #3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	3208      	adds	r2, #8
 800178a:	6939      	ldr	r1, [r7, #16]
 800178c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	2203      	movs	r2, #3
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	43db      	mvns	r3, r3
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	4013      	ands	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 0203 	and.w	r2, r3, #3
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	693a      	ldr	r2, [r7, #16]
 80017c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	f000 80ac 	beq.w	800192a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d2:	4b5f      	ldr	r3, [pc, #380]	; (8001950 <HAL_GPIO_Init+0x330>)
 80017d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017d6:	4a5e      	ldr	r2, [pc, #376]	; (8001950 <HAL_GPIO_Init+0x330>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	6613      	str	r3, [r2, #96]	; 0x60
 80017de:	4b5c      	ldr	r3, [pc, #368]	; (8001950 <HAL_GPIO_Init+0x330>)
 80017e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	60bb      	str	r3, [r7, #8]
 80017e8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017ea:	4a5a      	ldr	r2, [pc, #360]	; (8001954 <HAL_GPIO_Init+0x334>)
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	089b      	lsrs	r3, r3, #2
 80017f0:	3302      	adds	r3, #2
 80017f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	f003 0303 	and.w	r3, r3, #3
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	220f      	movs	r2, #15
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43db      	mvns	r3, r3
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	4013      	ands	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001814:	d025      	beq.n	8001862 <HAL_GPIO_Init+0x242>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a4f      	ldr	r2, [pc, #316]	; (8001958 <HAL_GPIO_Init+0x338>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d01f      	beq.n	800185e <HAL_GPIO_Init+0x23e>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a4e      	ldr	r2, [pc, #312]	; (800195c <HAL_GPIO_Init+0x33c>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d019      	beq.n	800185a <HAL_GPIO_Init+0x23a>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a4d      	ldr	r2, [pc, #308]	; (8001960 <HAL_GPIO_Init+0x340>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d013      	beq.n	8001856 <HAL_GPIO_Init+0x236>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a4c      	ldr	r2, [pc, #304]	; (8001964 <HAL_GPIO_Init+0x344>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d00d      	beq.n	8001852 <HAL_GPIO_Init+0x232>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a4b      	ldr	r2, [pc, #300]	; (8001968 <HAL_GPIO_Init+0x348>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d007      	beq.n	800184e <HAL_GPIO_Init+0x22e>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4a4a      	ldr	r2, [pc, #296]	; (800196c <HAL_GPIO_Init+0x34c>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d101      	bne.n	800184a <HAL_GPIO_Init+0x22a>
 8001846:	2306      	movs	r3, #6
 8001848:	e00c      	b.n	8001864 <HAL_GPIO_Init+0x244>
 800184a:	2307      	movs	r3, #7
 800184c:	e00a      	b.n	8001864 <HAL_GPIO_Init+0x244>
 800184e:	2305      	movs	r3, #5
 8001850:	e008      	b.n	8001864 <HAL_GPIO_Init+0x244>
 8001852:	2304      	movs	r3, #4
 8001854:	e006      	b.n	8001864 <HAL_GPIO_Init+0x244>
 8001856:	2303      	movs	r3, #3
 8001858:	e004      	b.n	8001864 <HAL_GPIO_Init+0x244>
 800185a:	2302      	movs	r3, #2
 800185c:	e002      	b.n	8001864 <HAL_GPIO_Init+0x244>
 800185e:	2301      	movs	r3, #1
 8001860:	e000      	b.n	8001864 <HAL_GPIO_Init+0x244>
 8001862:	2300      	movs	r3, #0
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	f002 0203 	and.w	r2, r2, #3
 800186a:	0092      	lsls	r2, r2, #2
 800186c:	4093      	lsls	r3, r2
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001874:	4937      	ldr	r1, [pc, #220]	; (8001954 <HAL_GPIO_Init+0x334>)
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	089b      	lsrs	r3, r3, #2
 800187a:	3302      	adds	r3, #2
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001882:	4b3b      	ldr	r3, [pc, #236]	; (8001970 <HAL_GPIO_Init+0x350>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	43db      	mvns	r3, r3
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	4013      	ands	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018a6:	4a32      	ldr	r2, [pc, #200]	; (8001970 <HAL_GPIO_Init+0x350>)
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018ac:	4b30      	ldr	r3, [pc, #192]	; (8001970 <HAL_GPIO_Init+0x350>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	43db      	mvns	r3, r3
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	4013      	ands	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d003      	beq.n	80018d0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018d0:	4a27      	ldr	r2, [pc, #156]	; (8001970 <HAL_GPIO_Init+0x350>)
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018d6:	4b26      	ldr	r3, [pc, #152]	; (8001970 <HAL_GPIO_Init+0x350>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	43db      	mvns	r3, r3
 80018e0:	693a      	ldr	r2, [r7, #16]
 80018e2:	4013      	ands	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018fa:	4a1d      	ldr	r2, [pc, #116]	; (8001970 <HAL_GPIO_Init+0x350>)
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001900:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <HAL_GPIO_Init+0x350>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	43db      	mvns	r3, r3
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	4013      	ands	r3, r2
 800190e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	4313      	orrs	r3, r2
 8001922:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001924:	4a12      	ldr	r2, [pc, #72]	; (8001970 <HAL_GPIO_Init+0x350>)
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	3301      	adds	r3, #1
 800192e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	fa22 f303 	lsr.w	r3, r2, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	f47f ae78 	bne.w	8001630 <HAL_GPIO_Init+0x10>
  }
}
 8001940:	bf00      	nop
 8001942:	bf00      	nop
 8001944:	371c      	adds	r7, #28
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	40021000 	.word	0x40021000
 8001954:	40010000 	.word	0x40010000
 8001958:	48000400 	.word	0x48000400
 800195c:	48000800 	.word	0x48000800
 8001960:	48000c00 	.word	0x48000c00
 8001964:	48001000 	.word	0x48001000
 8001968:	48001400 	.word	0x48001400
 800196c:	48001800 	.word	0x48001800
 8001970:	40010400 	.word	0x40010400

08001974 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	460b      	mov	r3, r1
 800197e:	807b      	strh	r3, [r7, #2]
 8001980:	4613      	mov	r3, r2
 8001982:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001984:	787b      	ldrb	r3, [r7, #1]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d003      	beq.n	8001992 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800198a:	887a      	ldrh	r2, [r7, #2]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001990:	e002      	b.n	8001998 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001992:	887a      	ldrh	r2, [r7, #2]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80019ae:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019b0:	695a      	ldr	r2, [r3, #20]
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	4013      	ands	r3, r2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d006      	beq.n	80019c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019ba:	4a05      	ldr	r2, [pc, #20]	; (80019d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019c0:	88fb      	ldrh	r3, [r7, #6]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff f938 	bl	8000c38 <HAL_GPIO_EXTI_Callback>
  }
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40010400 	.word	0x40010400

080019d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019d8:	4b04      	ldr	r3, [pc, #16]	; (80019ec <HAL_PWREx_GetVoltageRange+0x18>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40007000 	.word	0x40007000

080019f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019fe:	d130      	bne.n	8001a62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a00:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a0c:	d038      	beq.n	8001a80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a0e:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a16:	4a1e      	ldr	r2, [pc, #120]	; (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a1c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	; (8001a94 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2232      	movs	r2, #50	; 0x32
 8001a24:	fb02 f303 	mul.w	r3, r2, r3
 8001a28:	4a1b      	ldr	r2, [pc, #108]	; (8001a98 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a2e:	0c9b      	lsrs	r3, r3, #18
 8001a30:	3301      	adds	r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a34:	e002      	b.n	8001a3c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a3c:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a3e:	695b      	ldr	r3, [r3, #20]
 8001a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a48:	d102      	bne.n	8001a50 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d1f2      	bne.n	8001a36 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a50:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a52:	695b      	ldr	r3, [r3, #20]
 8001a54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a5c:	d110      	bne.n	8001a80 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e00f      	b.n	8001a82 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a62:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a6e:	d007      	beq.n	8001a80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a70:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a78:	4a05      	ldr	r2, [pc, #20]	; (8001a90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a7e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3714      	adds	r7, #20
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	40007000 	.word	0x40007000
 8001a94:	20000000 	.word	0x20000000
 8001a98:	431bde83 	.word	0x431bde83

08001a9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e3ca      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aae:	4b97      	ldr	r3, [pc, #604]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
 8001ab6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ab8:	4b94      	ldr	r3, [pc, #592]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0310 	and.w	r3, r3, #16
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f000 80e4 	beq.w	8001c98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d007      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x4a>
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	2b0c      	cmp	r3, #12
 8001ada:	f040 808b 	bne.w	8001bf4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	f040 8087 	bne.w	8001bf4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ae6:	4b89      	ldr	r3, [pc, #548]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d005      	beq.n	8001afe <HAL_RCC_OscConfig+0x62>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e3a2      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6a1a      	ldr	r2, [r3, #32]
 8001b02:	4b82      	ldr	r3, [pc, #520]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d004      	beq.n	8001b18 <HAL_RCC_OscConfig+0x7c>
 8001b0e:	4b7f      	ldr	r3, [pc, #508]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b16:	e005      	b.n	8001b24 <HAL_RCC_OscConfig+0x88>
 8001b18:	4b7c      	ldr	r3, [pc, #496]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b1e:	091b      	lsrs	r3, r3, #4
 8001b20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d223      	bcs.n	8001b70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f000 fd55 	bl	80025dc <RCC_SetFlashLatencyFromMSIRange>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e383      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b3c:	4b73      	ldr	r3, [pc, #460]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a72      	ldr	r2, [pc, #456]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b42:	f043 0308 	orr.w	r3, r3, #8
 8001b46:	6013      	str	r3, [r2, #0]
 8001b48:	4b70      	ldr	r3, [pc, #448]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	496d      	ldr	r1, [pc, #436]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b5a:	4b6c      	ldr	r3, [pc, #432]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	021b      	lsls	r3, r3, #8
 8001b68:	4968      	ldr	r1, [pc, #416]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	604b      	str	r3, [r1, #4]
 8001b6e:	e025      	b.n	8001bbc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b70:	4b66      	ldr	r3, [pc, #408]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a65      	ldr	r2, [pc, #404]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b76:	f043 0308 	orr.w	r3, r3, #8
 8001b7a:	6013      	str	r3, [r2, #0]
 8001b7c:	4b63      	ldr	r3, [pc, #396]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	4960      	ldr	r1, [pc, #384]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b8e:	4b5f      	ldr	r3, [pc, #380]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	021b      	lsls	r3, r3, #8
 8001b9c:	495b      	ldr	r1, [pc, #364]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d109      	bne.n	8001bbc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a1b      	ldr	r3, [r3, #32]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f000 fd15 	bl	80025dc <RCC_SetFlashLatencyFromMSIRange>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e343      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bbc:	f000 fc4a 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	4b52      	ldr	r3, [pc, #328]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	091b      	lsrs	r3, r3, #4
 8001bc8:	f003 030f 	and.w	r3, r3, #15
 8001bcc:	4950      	ldr	r1, [pc, #320]	; (8001d10 <HAL_RCC_OscConfig+0x274>)
 8001bce:	5ccb      	ldrb	r3, [r1, r3]
 8001bd0:	f003 031f 	and.w	r3, r3, #31
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd8:	4a4e      	ldr	r2, [pc, #312]	; (8001d14 <HAL_RCC_OscConfig+0x278>)
 8001bda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001bdc:	4b4e      	ldr	r3, [pc, #312]	; (8001d18 <HAL_RCC_OscConfig+0x27c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fbaf 	bl	8001344 <HAL_InitTick>
 8001be6:	4603      	mov	r3, r0
 8001be8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001bea:	7bfb      	ldrb	r3, [r7, #15]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d052      	beq.n	8001c96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	e327      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d032      	beq.n	8001c62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001bfc:	4b43      	ldr	r3, [pc, #268]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a42      	ldr	r2, [pc, #264]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c08:	f7ff fbec 	bl	80013e4 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c10:	f7ff fbe8 	bl	80013e4 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e310      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c22:	4b3a      	ldr	r3, [pc, #232]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f0      	beq.n	8001c10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c2e:	4b37      	ldr	r3, [pc, #220]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a36      	ldr	r2, [pc, #216]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c34:	f043 0308 	orr.w	r3, r3, #8
 8001c38:	6013      	str	r3, [r2, #0]
 8001c3a:	4b34      	ldr	r3, [pc, #208]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a1b      	ldr	r3, [r3, #32]
 8001c46:	4931      	ldr	r1, [pc, #196]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	69db      	ldr	r3, [r3, #28]
 8001c58:	021b      	lsls	r3, r3, #8
 8001c5a:	492c      	ldr	r1, [pc, #176]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	604b      	str	r3, [r1, #4]
 8001c60:	e01a      	b.n	8001c98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c62:	4b2a      	ldr	r3, [pc, #168]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a29      	ldr	r2, [pc, #164]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c68:	f023 0301 	bic.w	r3, r3, #1
 8001c6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c6e:	f7ff fbb9 	bl	80013e4 <HAL_GetTick>
 8001c72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c74:	e008      	b.n	8001c88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c76:	f7ff fbb5 	bl	80013e4 <HAL_GetTick>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d901      	bls.n	8001c88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e2dd      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c88:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d1f0      	bne.n	8001c76 <HAL_RCC_OscConfig+0x1da>
 8001c94:	e000      	b.n	8001c98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d074      	beq.n	8001d8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	2b08      	cmp	r3, #8
 8001ca8:	d005      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x21a>
 8001caa:	69bb      	ldr	r3, [r7, #24]
 8001cac:	2b0c      	cmp	r3, #12
 8001cae:	d10e      	bne.n	8001cce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	2b03      	cmp	r3, #3
 8001cb4:	d10b      	bne.n	8001cce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb6:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d064      	beq.n	8001d8c <HAL_RCC_OscConfig+0x2f0>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d160      	bne.n	8001d8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e2ba      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cd6:	d106      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x24a>
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a0b      	ldr	r2, [pc, #44]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ce2:	6013      	str	r3, [r2, #0]
 8001ce4:	e026      	b.n	8001d34 <HAL_RCC_OscConfig+0x298>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cee:	d115      	bne.n	8001d1c <HAL_RCC_OscConfig+0x280>
 8001cf0:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a05      	ldr	r2, [pc, #20]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cfa:	6013      	str	r3, [r2, #0]
 8001cfc:	4b03      	ldr	r3, [pc, #12]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a02      	ldr	r2, [pc, #8]	; (8001d0c <HAL_RCC_OscConfig+0x270>)
 8001d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d06:	6013      	str	r3, [r2, #0]
 8001d08:	e014      	b.n	8001d34 <HAL_RCC_OscConfig+0x298>
 8001d0a:	bf00      	nop
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	080065e4 	.word	0x080065e4
 8001d14:	20000000 	.word	0x20000000
 8001d18:	20000004 	.word	0x20000004
 8001d1c:	4ba0      	ldr	r3, [pc, #640]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a9f      	ldr	r2, [pc, #636]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	4b9d      	ldr	r3, [pc, #628]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a9c      	ldr	r2, [pc, #624]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d013      	beq.n	8001d64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3c:	f7ff fb52 	bl	80013e4 <HAL_GetTick>
 8001d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d42:	e008      	b.n	8001d56 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d44:	f7ff fb4e 	bl	80013e4 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b64      	cmp	r3, #100	; 0x64
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e276      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d56:	4b92      	ldr	r3, [pc, #584]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0f0      	beq.n	8001d44 <HAL_RCC_OscConfig+0x2a8>
 8001d62:	e014      	b.n	8001d8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d64:	f7ff fb3e 	bl	80013e4 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d6c:	f7ff fb3a 	bl	80013e4 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b64      	cmp	r3, #100	; 0x64
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e262      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d7e:	4b88      	ldr	r3, [pc, #544]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f0      	bne.n	8001d6c <HAL_RCC_OscConfig+0x2d0>
 8001d8a:	e000      	b.n	8001d8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d060      	beq.n	8001e5c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	2b04      	cmp	r3, #4
 8001d9e:	d005      	beq.n	8001dac <HAL_RCC_OscConfig+0x310>
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	2b0c      	cmp	r3, #12
 8001da4:	d119      	bne.n	8001dda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d116      	bne.n	8001dda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dac:	4b7c      	ldr	r3, [pc, #496]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x328>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e23f      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc4:	4b76      	ldr	r3, [pc, #472]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	061b      	lsls	r3, r3, #24
 8001dd2:	4973      	ldr	r1, [pc, #460]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dd8:	e040      	b.n	8001e5c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d023      	beq.n	8001e2a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de2:	4b6f      	ldr	r3, [pc, #444]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a6e      	ldr	r2, [pc, #440]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001de8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dee:	f7ff faf9 	bl	80013e4 <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001df4:	e008      	b.n	8001e08 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df6:	f7ff faf5 	bl	80013e4 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e21d      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e08:	4b65      	ldr	r3, [pc, #404]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0f0      	beq.n	8001df6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e14:	4b62      	ldr	r3, [pc, #392]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	061b      	lsls	r3, r3, #24
 8001e22:	495f      	ldr	r1, [pc, #380]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	604b      	str	r3, [r1, #4]
 8001e28:	e018      	b.n	8001e5c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e2a:	4b5d      	ldr	r3, [pc, #372]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a5c      	ldr	r2, [pc, #368]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e36:	f7ff fad5 	bl	80013e4 <HAL_GetTick>
 8001e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e3e:	f7ff fad1 	bl	80013e4 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e1f9      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e50:	4b53      	ldr	r3, [pc, #332]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1f0      	bne.n	8001e3e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0308 	and.w	r3, r3, #8
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d03c      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	695b      	ldr	r3, [r3, #20]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d01c      	beq.n	8001eaa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e70:	4b4b      	ldr	r3, [pc, #300]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e76:	4a4a      	ldr	r2, [pc, #296]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e80:	f7ff fab0 	bl	80013e4 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e88:	f7ff faac 	bl	80013e4 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e1d4      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e9a:	4b41      	ldr	r3, [pc, #260]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0ef      	beq.n	8001e88 <HAL_RCC_OscConfig+0x3ec>
 8001ea8:	e01b      	b.n	8001ee2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eaa:	4b3d      	ldr	r3, [pc, #244]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb0:	4a3b      	ldr	r2, [pc, #236]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001eb2:	f023 0301 	bic.w	r3, r3, #1
 8001eb6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eba:	f7ff fa93 	bl	80013e4 <HAL_GetTick>
 8001ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ec0:	e008      	b.n	8001ed4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ec2:	f7ff fa8f 	bl	80013e4 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e1b7      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ed4:	4b32      	ldr	r3, [pc, #200]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1ef      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0304 	and.w	r3, r3, #4
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f000 80a6 	beq.w	800203c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ef4:	4b2a      	ldr	r3, [pc, #168]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10d      	bne.n	8001f1c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f00:	4b27      	ldr	r3, [pc, #156]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f04:	4a26      	ldr	r2, [pc, #152]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f0a:	6593      	str	r3, [r2, #88]	; 0x58
 8001f0c:	4b24      	ldr	r3, [pc, #144]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f1c:	4b21      	ldr	r3, [pc, #132]	; (8001fa4 <HAL_RCC_OscConfig+0x508>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d118      	bne.n	8001f5a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f28:	4b1e      	ldr	r3, [pc, #120]	; (8001fa4 <HAL_RCC_OscConfig+0x508>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a1d      	ldr	r2, [pc, #116]	; (8001fa4 <HAL_RCC_OscConfig+0x508>)
 8001f2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f34:	f7ff fa56 	bl	80013e4 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f3c:	f7ff fa52 	bl	80013e4 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e17a      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f4e:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <HAL_RCC_OscConfig+0x508>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d108      	bne.n	8001f74 <HAL_RCC_OscConfig+0x4d8>
 8001f62:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f68:	4a0d      	ldr	r2, [pc, #52]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f6a:	f043 0301 	orr.w	r3, r3, #1
 8001f6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f72:	e029      	b.n	8001fc8 <HAL_RCC_OscConfig+0x52c>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	2b05      	cmp	r3, #5
 8001f7a:	d115      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x50c>
 8001f7c:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f82:	4a07      	ldr	r2, [pc, #28]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f84:	f043 0304 	orr.w	r3, r3, #4
 8001f88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f8c:	4b04      	ldr	r3, [pc, #16]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f92:	4a03      	ldr	r2, [pc, #12]	; (8001fa0 <HAL_RCC_OscConfig+0x504>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f9c:	e014      	b.n	8001fc8 <HAL_RCC_OscConfig+0x52c>
 8001f9e:	bf00      	nop
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	40007000 	.word	0x40007000
 8001fa8:	4b9c      	ldr	r3, [pc, #624]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8001faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fae:	4a9b      	ldr	r2, [pc, #620]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8001fb0:	f023 0301 	bic.w	r3, r3, #1
 8001fb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fb8:	4b98      	ldr	r3, [pc, #608]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8001fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fbe:	4a97      	ldr	r2, [pc, #604]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8001fc0:	f023 0304 	bic.w	r3, r3, #4
 8001fc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d016      	beq.n	8001ffe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd0:	f7ff fa08 	bl	80013e4 <HAL_GetTick>
 8001fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fd6:	e00a      	b.n	8001fee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd8:	f7ff fa04 	bl	80013e4 <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e12a      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fee:	4b8b      	ldr	r3, [pc, #556]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8001ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d0ed      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x53c>
 8001ffc:	e015      	b.n	800202a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ffe:	f7ff f9f1 	bl	80013e4 <HAL_GetTick>
 8002002:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002004:	e00a      	b.n	800201c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002006:	f7ff f9ed 	bl	80013e4 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	f241 3288 	movw	r2, #5000	; 0x1388
 8002014:	4293      	cmp	r3, r2
 8002016:	d901      	bls.n	800201c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e113      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800201c:	4b7f      	ldr	r3, [pc, #508]	; (800221c <HAL_RCC_OscConfig+0x780>)
 800201e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1ed      	bne.n	8002006 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800202a:	7ffb      	ldrb	r3, [r7, #31]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d105      	bne.n	800203c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002030:	4b7a      	ldr	r3, [pc, #488]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8002032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002034:	4a79      	ldr	r2, [pc, #484]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8002036:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800203a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002040:	2b00      	cmp	r3, #0
 8002042:	f000 80fe 	beq.w	8002242 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204a:	2b02      	cmp	r3, #2
 800204c:	f040 80d0 	bne.w	80021f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002050:	4b72      	ldr	r3, [pc, #456]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f003 0203 	and.w	r2, r3, #3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002060:	429a      	cmp	r2, r3
 8002062:	d130      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	3b01      	subs	r3, #1
 8002070:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002072:	429a      	cmp	r2, r3
 8002074:	d127      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002080:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002082:	429a      	cmp	r2, r3
 8002084:	d11f      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002090:	2a07      	cmp	r2, #7
 8002092:	bf14      	ite	ne
 8002094:	2201      	movne	r2, #1
 8002096:	2200      	moveq	r2, #0
 8002098:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800209a:	4293      	cmp	r3, r2
 800209c:	d113      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a8:	085b      	lsrs	r3, r3, #1
 80020aa:	3b01      	subs	r3, #1
 80020ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d109      	bne.n	80020c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020bc:	085b      	lsrs	r3, r3, #1
 80020be:	3b01      	subs	r3, #1
 80020c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d06e      	beq.n	80021a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	2b0c      	cmp	r3, #12
 80020ca:	d069      	beq.n	80021a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020cc:	4b53      	ldr	r3, [pc, #332]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d105      	bne.n	80020e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80020d8:	4b50      	ldr	r3, [pc, #320]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e0ad      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80020e8:	4b4c      	ldr	r3, [pc, #304]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a4b      	ldr	r2, [pc, #300]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80020ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020f4:	f7ff f976 	bl	80013e4 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020fc:	f7ff f972 	bl	80013e4 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e09a      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800210e:	4b43      	ldr	r3, [pc, #268]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f0      	bne.n	80020fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800211a:	4b40      	ldr	r3, [pc, #256]	; (800221c <HAL_RCC_OscConfig+0x780>)
 800211c:	68da      	ldr	r2, [r3, #12]
 800211e:	4b40      	ldr	r3, [pc, #256]	; (8002220 <HAL_RCC_OscConfig+0x784>)
 8002120:	4013      	ands	r3, r2
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800212a:	3a01      	subs	r2, #1
 800212c:	0112      	lsls	r2, r2, #4
 800212e:	4311      	orrs	r1, r2
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002134:	0212      	lsls	r2, r2, #8
 8002136:	4311      	orrs	r1, r2
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800213c:	0852      	lsrs	r2, r2, #1
 800213e:	3a01      	subs	r2, #1
 8002140:	0552      	lsls	r2, r2, #21
 8002142:	4311      	orrs	r1, r2
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002148:	0852      	lsrs	r2, r2, #1
 800214a:	3a01      	subs	r2, #1
 800214c:	0652      	lsls	r2, r2, #25
 800214e:	4311      	orrs	r1, r2
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002154:	0912      	lsrs	r2, r2, #4
 8002156:	0452      	lsls	r2, r2, #17
 8002158:	430a      	orrs	r2, r1
 800215a:	4930      	ldr	r1, [pc, #192]	; (800221c <HAL_RCC_OscConfig+0x780>)
 800215c:	4313      	orrs	r3, r2
 800215e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002160:	4b2e      	ldr	r3, [pc, #184]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a2d      	ldr	r2, [pc, #180]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8002166:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800216a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800216c:	4b2b      	ldr	r3, [pc, #172]	; (800221c <HAL_RCC_OscConfig+0x780>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	4a2a      	ldr	r2, [pc, #168]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8002172:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002176:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002178:	f7ff f934 	bl	80013e4 <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002180:	f7ff f930 	bl	80013e4 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e058      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002192:	4b22      	ldr	r3, [pc, #136]	; (800221c <HAL_RCC_OscConfig+0x780>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d0f0      	beq.n	8002180 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800219e:	e050      	b.n	8002242 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e04f      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021a4:	4b1d      	ldr	r3, [pc, #116]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d148      	bne.n	8002242 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021b0:	4b1a      	ldr	r3, [pc, #104]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a19      	ldr	r2, [pc, #100]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80021b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021bc:	4b17      	ldr	r3, [pc, #92]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	4a16      	ldr	r2, [pc, #88]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80021c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021c8:	f7ff f90c 	bl	80013e4 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d0:	f7ff f908 	bl	80013e4 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e030      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021e2:	4b0e      	ldr	r3, [pc, #56]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0f0      	beq.n	80021d0 <HAL_RCC_OscConfig+0x734>
 80021ee:	e028      	b.n	8002242 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2b0c      	cmp	r3, #12
 80021f4:	d023      	beq.n	800223e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021f6:	4b09      	ldr	r3, [pc, #36]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a08      	ldr	r2, [pc, #32]	; (800221c <HAL_RCC_OscConfig+0x780>)
 80021fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002202:	f7ff f8ef 	bl	80013e4 <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002208:	e00c      	b.n	8002224 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220a:	f7ff f8eb 	bl	80013e4 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d905      	bls.n	8002224 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e013      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
 800221c:	40021000 	.word	0x40021000
 8002220:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002224:	4b09      	ldr	r3, [pc, #36]	; (800224c <HAL_RCC_OscConfig+0x7b0>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d1ec      	bne.n	800220a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002230:	4b06      	ldr	r3, [pc, #24]	; (800224c <HAL_RCC_OscConfig+0x7b0>)
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	4905      	ldr	r1, [pc, #20]	; (800224c <HAL_RCC_OscConfig+0x7b0>)
 8002236:	4b06      	ldr	r3, [pc, #24]	; (8002250 <HAL_RCC_OscConfig+0x7b4>)
 8002238:	4013      	ands	r3, r2
 800223a:	60cb      	str	r3, [r1, #12]
 800223c:	e001      	b.n	8002242 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3720      	adds	r7, #32
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40021000 	.word	0x40021000
 8002250:	feeefffc 	.word	0xfeeefffc

08002254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0e7      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002268:	4b75      	ldr	r3, [pc, #468]	; (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0307 	and.w	r3, r3, #7
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d910      	bls.n	8002298 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002276:	4b72      	ldr	r3, [pc, #456]	; (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f023 0207 	bic.w	r2, r3, #7
 800227e:	4970      	ldr	r1, [pc, #448]	; (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	4313      	orrs	r3, r2
 8002284:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002286:	4b6e      	ldr	r3, [pc, #440]	; (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	683a      	ldr	r2, [r7, #0]
 8002290:	429a      	cmp	r2, r3
 8002292:	d001      	beq.n	8002298 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e0cf      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d010      	beq.n	80022c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	4b66      	ldr	r3, [pc, #408]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d908      	bls.n	80022c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b4:	4b63      	ldr	r3, [pc, #396]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	4960      	ldr	r1, [pc, #384]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d04c      	beq.n	800236c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	2b03      	cmp	r3, #3
 80022d8:	d107      	bne.n	80022ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022da:	4b5a      	ldr	r3, [pc, #360]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d121      	bne.n	800232a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e0a6      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d107      	bne.n	8002302 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022f2:	4b54      	ldr	r3, [pc, #336]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d115      	bne.n	800232a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e09a      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d107      	bne.n	800231a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800230a:	4b4e      	ldr	r3, [pc, #312]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d109      	bne.n	800232a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e08e      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800231a:	4b4a      	ldr	r3, [pc, #296]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e086      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800232a:	4b46      	ldr	r3, [pc, #280]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f023 0203 	bic.w	r2, r3, #3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	4943      	ldr	r1, [pc, #268]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 8002338:	4313      	orrs	r3, r2
 800233a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800233c:	f7ff f852 	bl	80013e4 <HAL_GetTick>
 8002340:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002342:	e00a      	b.n	800235a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002344:	f7ff f84e 	bl	80013e4 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002352:	4293      	cmp	r3, r2
 8002354:	d901      	bls.n	800235a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e06e      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235a:	4b3a      	ldr	r3, [pc, #232]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 020c 	and.w	r2, r3, #12
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	429a      	cmp	r2, r3
 800236a:	d1eb      	bne.n	8002344 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0302 	and.w	r3, r3, #2
 8002374:	2b00      	cmp	r3, #0
 8002376:	d010      	beq.n	800239a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	4b31      	ldr	r3, [pc, #196]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002384:	429a      	cmp	r2, r3
 8002386:	d208      	bcs.n	800239a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002388:	4b2e      	ldr	r3, [pc, #184]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	492b      	ldr	r1, [pc, #172]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 8002396:	4313      	orrs	r3, r2
 8002398:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800239a:	4b29      	ldr	r3, [pc, #164]	; (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d210      	bcs.n	80023ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023a8:	4b25      	ldr	r3, [pc, #148]	; (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f023 0207 	bic.w	r2, r3, #7
 80023b0:	4923      	ldr	r1, [pc, #140]	; (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023b8:	4b21      	ldr	r3, [pc, #132]	; (8002440 <HAL_RCC_ClockConfig+0x1ec>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d001      	beq.n	80023ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e036      	b.n	8002438 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d008      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023d6:	4b1b      	ldr	r3, [pc, #108]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	4918      	ldr	r1, [pc, #96]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d009      	beq.n	8002408 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023f4:	4b13      	ldr	r3, [pc, #76]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	691b      	ldr	r3, [r3, #16]
 8002400:	00db      	lsls	r3, r3, #3
 8002402:	4910      	ldr	r1, [pc, #64]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 8002404:	4313      	orrs	r3, r2
 8002406:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002408:	f000 f824 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 800240c:	4602      	mov	r2, r0
 800240e:	4b0d      	ldr	r3, [pc, #52]	; (8002444 <HAL_RCC_ClockConfig+0x1f0>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	091b      	lsrs	r3, r3, #4
 8002414:	f003 030f 	and.w	r3, r3, #15
 8002418:	490b      	ldr	r1, [pc, #44]	; (8002448 <HAL_RCC_ClockConfig+0x1f4>)
 800241a:	5ccb      	ldrb	r3, [r1, r3]
 800241c:	f003 031f 	and.w	r3, r3, #31
 8002420:	fa22 f303 	lsr.w	r3, r2, r3
 8002424:	4a09      	ldr	r2, [pc, #36]	; (800244c <HAL_RCC_ClockConfig+0x1f8>)
 8002426:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002428:	4b09      	ldr	r3, [pc, #36]	; (8002450 <HAL_RCC_ClockConfig+0x1fc>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f7fe ff89 	bl	8001344 <HAL_InitTick>
 8002432:	4603      	mov	r3, r0
 8002434:	72fb      	strb	r3, [r7, #11]

  return status;
 8002436:	7afb      	ldrb	r3, [r7, #11]
}
 8002438:	4618      	mov	r0, r3
 800243a:	3710      	adds	r7, #16
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40022000 	.word	0x40022000
 8002444:	40021000 	.word	0x40021000
 8002448:	080065e4 	.word	0x080065e4
 800244c:	20000000 	.word	0x20000000
 8002450:	20000004 	.word	0x20000004

08002454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002454:	b480      	push	{r7}
 8002456:	b089      	sub	sp, #36	; 0x24
 8002458:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
 800245e:	2300      	movs	r3, #0
 8002460:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002462:	4b3e      	ldr	r3, [pc, #248]	; (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 030c 	and.w	r3, r3, #12
 800246a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800246c:	4b3b      	ldr	r3, [pc, #236]	; (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	f003 0303 	and.w	r3, r3, #3
 8002474:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_RCC_GetSysClockFreq+0x34>
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	2b0c      	cmp	r3, #12
 8002480:	d121      	bne.n	80024c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d11e      	bne.n	80024c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002488:	4b34      	ldr	r3, [pc, #208]	; (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0308 	and.w	r3, r3, #8
 8002490:	2b00      	cmp	r3, #0
 8002492:	d107      	bne.n	80024a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002494:	4b31      	ldr	r3, [pc, #196]	; (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 8002496:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800249a:	0a1b      	lsrs	r3, r3, #8
 800249c:	f003 030f 	and.w	r3, r3, #15
 80024a0:	61fb      	str	r3, [r7, #28]
 80024a2:	e005      	b.n	80024b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80024a4:	4b2d      	ldr	r3, [pc, #180]	; (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	091b      	lsrs	r3, r3, #4
 80024aa:	f003 030f 	and.w	r3, r3, #15
 80024ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80024b0:	4a2b      	ldr	r2, [pc, #172]	; (8002560 <HAL_RCC_GetSysClockFreq+0x10c>)
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10d      	bne.n	80024dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024c4:	e00a      	b.n	80024dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d102      	bne.n	80024d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024cc:	4b25      	ldr	r3, [pc, #148]	; (8002564 <HAL_RCC_GetSysClockFreq+0x110>)
 80024ce:	61bb      	str	r3, [r7, #24]
 80024d0:	e004      	b.n	80024dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	2b08      	cmp	r3, #8
 80024d6:	d101      	bne.n	80024dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024d8:	4b23      	ldr	r3, [pc, #140]	; (8002568 <HAL_RCC_GetSysClockFreq+0x114>)
 80024da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	2b0c      	cmp	r3, #12
 80024e0:	d134      	bne.n	800254c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024e2:	4b1e      	ldr	r3, [pc, #120]	; (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	f003 0303 	and.w	r3, r3, #3
 80024ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d003      	beq.n	80024fa <HAL_RCC_GetSysClockFreq+0xa6>
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d003      	beq.n	8002500 <HAL_RCC_GetSysClockFreq+0xac>
 80024f8:	e005      	b.n	8002506 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80024fa:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <HAL_RCC_GetSysClockFreq+0x110>)
 80024fc:	617b      	str	r3, [r7, #20]
      break;
 80024fe:	e005      	b.n	800250c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002500:	4b19      	ldr	r3, [pc, #100]	; (8002568 <HAL_RCC_GetSysClockFreq+0x114>)
 8002502:	617b      	str	r3, [r7, #20]
      break;
 8002504:	e002      	b.n	800250c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	617b      	str	r3, [r7, #20]
      break;
 800250a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800250c:	4b13      	ldr	r3, [pc, #76]	; (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	091b      	lsrs	r3, r3, #4
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	3301      	adds	r3, #1
 8002518:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800251a:	4b10      	ldr	r3, [pc, #64]	; (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	0a1b      	lsrs	r3, r3, #8
 8002520:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	fb03 f202 	mul.w	r2, r3, r2
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002530:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002532:	4b0a      	ldr	r3, [pc, #40]	; (800255c <HAL_RCC_GetSysClockFreq+0x108>)
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	0e5b      	lsrs	r3, r3, #25
 8002538:	f003 0303 	and.w	r3, r3, #3
 800253c:	3301      	adds	r3, #1
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	fbb2 f3f3 	udiv	r3, r2, r3
 800254a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800254c:	69bb      	ldr	r3, [r7, #24]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3724      	adds	r7, #36	; 0x24
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40021000 	.word	0x40021000
 8002560:	080065fc 	.word	0x080065fc
 8002564:	00f42400 	.word	0x00f42400
 8002568:	007a1200 	.word	0x007a1200

0800256c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002570:	4b03      	ldr	r3, [pc, #12]	; (8002580 <HAL_RCC_GetHCLKFreq+0x14>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	20000000 	.word	0x20000000

08002584 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002588:	f7ff fff0 	bl	800256c <HAL_RCC_GetHCLKFreq>
 800258c:	4602      	mov	r2, r0
 800258e:	4b06      	ldr	r3, [pc, #24]	; (80025a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	0a1b      	lsrs	r3, r3, #8
 8002594:	f003 0307 	and.w	r3, r3, #7
 8002598:	4904      	ldr	r1, [pc, #16]	; (80025ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800259a:	5ccb      	ldrb	r3, [r1, r3]
 800259c:	f003 031f 	and.w	r3, r3, #31
 80025a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40021000 	.word	0x40021000
 80025ac:	080065f4 	.word	0x080065f4

080025b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80025b4:	f7ff ffda 	bl	800256c <HAL_RCC_GetHCLKFreq>
 80025b8:	4602      	mov	r2, r0
 80025ba:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	0adb      	lsrs	r3, r3, #11
 80025c0:	f003 0307 	and.w	r3, r3, #7
 80025c4:	4904      	ldr	r1, [pc, #16]	; (80025d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80025c6:	5ccb      	ldrb	r3, [r1, r3]
 80025c8:	f003 031f 	and.w	r3, r3, #31
 80025cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40021000 	.word	0x40021000
 80025d8:	080065f4 	.word	0x080065f4

080025dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80025e4:	2300      	movs	r3, #0
 80025e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80025e8:	4b2a      	ldr	r3, [pc, #168]	; (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80025f4:	f7ff f9ee 	bl	80019d4 <HAL_PWREx_GetVoltageRange>
 80025f8:	6178      	str	r0, [r7, #20]
 80025fa:	e014      	b.n	8002626 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025fc:	4b25      	ldr	r3, [pc, #148]	; (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002600:	4a24      	ldr	r2, [pc, #144]	; (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002606:	6593      	str	r3, [r2, #88]	; 0x58
 8002608:	4b22      	ldr	r3, [pc, #136]	; (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800260a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800260c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002614:	f7ff f9de 	bl	80019d4 <HAL_PWREx_GetVoltageRange>
 8002618:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800261a:	4b1e      	ldr	r3, [pc, #120]	; (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800261c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261e:	4a1d      	ldr	r2, [pc, #116]	; (8002694 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002624:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800262c:	d10b      	bne.n	8002646 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b80      	cmp	r3, #128	; 0x80
 8002632:	d919      	bls.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2ba0      	cmp	r3, #160	; 0xa0
 8002638:	d902      	bls.n	8002640 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800263a:	2302      	movs	r3, #2
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	e013      	b.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002640:	2301      	movs	r3, #1
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	e010      	b.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b80      	cmp	r3, #128	; 0x80
 800264a:	d902      	bls.n	8002652 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800264c:	2303      	movs	r3, #3
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	e00a      	b.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2b80      	cmp	r3, #128	; 0x80
 8002656:	d102      	bne.n	800265e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002658:	2302      	movs	r3, #2
 800265a:	613b      	str	r3, [r7, #16]
 800265c:	e004      	b.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b70      	cmp	r3, #112	; 0x70
 8002662:	d101      	bne.n	8002668 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002664:	2301      	movs	r3, #1
 8002666:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002668:	4b0b      	ldr	r3, [pc, #44]	; (8002698 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f023 0207 	bic.w	r2, r3, #7
 8002670:	4909      	ldr	r1, [pc, #36]	; (8002698 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002678:	4b07      	ldr	r3, [pc, #28]	; (8002698 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0307 	and.w	r3, r3, #7
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	429a      	cmp	r2, r3
 8002684:	d001      	beq.n	800268a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e000      	b.n	800268c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3718      	adds	r7, #24
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40021000 	.word	0x40021000
 8002698:	40022000 	.word	0x40022000

0800269c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026a4:	2300      	movs	r3, #0
 80026a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026a8:	2300      	movs	r3, #0
 80026aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d041      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80026c0:	d02a      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80026c2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80026c6:	d824      	bhi.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80026cc:	d008      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80026ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80026d2:	d81e      	bhi.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00a      	beq.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x52>
 80026d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026dc:	d010      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80026de:	e018      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026e0:	4b86      	ldr	r3, [pc, #536]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4a85      	ldr	r2, [pc, #532]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026ec:	e015      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	3304      	adds	r3, #4
 80026f2:	2100      	movs	r1, #0
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 fabb 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 80026fa:	4603      	mov	r3, r0
 80026fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026fe:	e00c      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3320      	adds	r3, #32
 8002704:	2100      	movs	r1, #0
 8002706:	4618      	mov	r0, r3
 8002708:	f000 fba6 	bl	8002e58 <RCCEx_PLLSAI2_Config>
 800270c:	4603      	mov	r3, r0
 800270e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002710:	e003      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	74fb      	strb	r3, [r7, #19]
      break;
 8002716:	e000      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002718:	bf00      	nop
    }

    if(ret == HAL_OK)
 800271a:	7cfb      	ldrb	r3, [r7, #19]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10b      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002720:	4b76      	ldr	r3, [pc, #472]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002726:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800272e:	4973      	ldr	r1, [pc, #460]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002730:	4313      	orrs	r3, r2
 8002732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002736:	e001      	b.n	800273c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002738:	7cfb      	ldrb	r3, [r7, #19]
 800273a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d041      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800274c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002750:	d02a      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002752:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002756:	d824      	bhi.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002758:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800275c:	d008      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800275e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002762:	d81e      	bhi.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00a      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002768:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800276c:	d010      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800276e:	e018      	b.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002770:	4b62      	ldr	r3, [pc, #392]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	4a61      	ldr	r2, [pc, #388]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002776:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800277a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800277c:	e015      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3304      	adds	r3, #4
 8002782:	2100      	movs	r1, #0
 8002784:	4618      	mov	r0, r3
 8002786:	f000 fa73 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 800278a:	4603      	mov	r3, r0
 800278c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800278e:	e00c      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3320      	adds	r3, #32
 8002794:	2100      	movs	r1, #0
 8002796:	4618      	mov	r0, r3
 8002798:	f000 fb5e 	bl	8002e58 <RCCEx_PLLSAI2_Config>
 800279c:	4603      	mov	r3, r0
 800279e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027a0:	e003      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	74fb      	strb	r3, [r7, #19]
      break;
 80027a6:	e000      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80027a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027aa:	7cfb      	ldrb	r3, [r7, #19]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d10b      	bne.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027b0:	4b52      	ldr	r3, [pc, #328]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027be:	494f      	ldr	r1, [pc, #316]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80027c6:	e001      	b.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027c8:	7cfb      	ldrb	r3, [r7, #19]
 80027ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 80a0 	beq.w	800291a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027da:	2300      	movs	r3, #0
 80027dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027de:	4b47      	ldr	r3, [pc, #284]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x152>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80027ee:	2300      	movs	r3, #0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00d      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f4:	4b41      	ldr	r3, [pc, #260]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f8:	4a40      	ldr	r2, [pc, #256]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027fe:	6593      	str	r3, [r2, #88]	; 0x58
 8002800:	4b3e      	ldr	r3, [pc, #248]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002808:	60bb      	str	r3, [r7, #8]
 800280a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800280c:	2301      	movs	r3, #1
 800280e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002810:	4b3b      	ldr	r3, [pc, #236]	; (8002900 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a3a      	ldr	r2, [pc, #232]	; (8002900 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002816:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800281a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800281c:	f7fe fde2 	bl	80013e4 <HAL_GetTick>
 8002820:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002822:	e009      	b.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002824:	f7fe fdde 	bl	80013e4 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d902      	bls.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	74fb      	strb	r3, [r7, #19]
        break;
 8002836:	e005      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002838:	4b31      	ldr	r3, [pc, #196]	; (8002900 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002840:	2b00      	cmp	r3, #0
 8002842:	d0ef      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002844:	7cfb      	ldrb	r3, [r7, #19]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d15c      	bne.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800284a:	4b2c      	ldr	r3, [pc, #176]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800284c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002850:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002854:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d01f      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	429a      	cmp	r2, r3
 8002866:	d019      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002868:	4b24      	ldr	r3, [pc, #144]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800286a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800286e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002872:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002874:	4b21      	ldr	r3, [pc, #132]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800287a:	4a20      	ldr	r2, [pc, #128]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800287c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002880:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002884:	4b1d      	ldr	r3, [pc, #116]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800288a:	4a1c      	ldr	r2, [pc, #112]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800288c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002890:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002894:	4a19      	ldr	r2, [pc, #100]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d016      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a6:	f7fe fd9d 	bl	80013e4 <HAL_GetTick>
 80028aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ac:	e00b      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ae:	f7fe fd99 	bl	80013e4 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80028bc:	4293      	cmp	r3, r2
 80028be:	d902      	bls.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	74fb      	strb	r3, [r7, #19]
            break;
 80028c4:	e006      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028c6:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0ec      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80028d4:	7cfb      	ldrb	r3, [r7, #19]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d10c      	bne.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028da:	4b08      	ldr	r3, [pc, #32]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028ea:	4904      	ldr	r1, [pc, #16]	; (80028fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80028f2:	e009      	b.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028f4:	7cfb      	ldrb	r3, [r7, #19]
 80028f6:	74bb      	strb	r3, [r7, #18]
 80028f8:	e006      	b.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80028fa:	bf00      	nop
 80028fc:	40021000 	.word	0x40021000
 8002900:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002904:	7cfb      	ldrb	r3, [r7, #19]
 8002906:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002908:	7c7b      	ldrb	r3, [r7, #17]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d105      	bne.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800290e:	4b9e      	ldr	r3, [pc, #632]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002912:	4a9d      	ldr	r2, [pc, #628]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002914:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002918:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00a      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002926:	4b98      	ldr	r3, [pc, #608]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002928:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800292c:	f023 0203 	bic.w	r2, r3, #3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002934:	4994      	ldr	r1, [pc, #592]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002936:	4313      	orrs	r3, r2
 8002938:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00a      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002948:	4b8f      	ldr	r3, [pc, #572]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800294e:	f023 020c 	bic.w	r2, r3, #12
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002956:	498c      	ldr	r1, [pc, #560]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002958:	4313      	orrs	r3, r2
 800295a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00a      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800296a:	4b87      	ldr	r3, [pc, #540]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800296c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002970:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	4983      	ldr	r1, [pc, #524]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800297a:	4313      	orrs	r3, r2
 800297c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0308 	and.w	r3, r3, #8
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00a      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800298c:	4b7e      	ldr	r3, [pc, #504]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800298e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002992:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299a:	497b      	ldr	r1, [pc, #492]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800299c:	4313      	orrs	r3, r2
 800299e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0310 	and.w	r3, r3, #16
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00a      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029ae:	4b76      	ldr	r3, [pc, #472]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029bc:	4972      	ldr	r1, [pc, #456]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0320 	and.w	r3, r3, #32
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00a      	beq.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029d0:	4b6d      	ldr	r3, [pc, #436]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029de:	496a      	ldr	r1, [pc, #424]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00a      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029f2:	4b65      	ldr	r3, [pc, #404]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029f8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a00:	4961      	ldr	r1, [pc, #388]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00a      	beq.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a14:	4b5c      	ldr	r3, [pc, #368]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a1a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a22:	4959      	ldr	r1, [pc, #356]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d00a      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a36:	4b54      	ldr	r3, [pc, #336]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a3c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a44:	4950      	ldr	r1, [pc, #320]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00a      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a58:	4b4b      	ldr	r3, [pc, #300]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a5e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a66:	4948      	ldr	r1, [pc, #288]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00a      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a7a:	4b43      	ldr	r3, [pc, #268]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a88:	493f      	ldr	r1, [pc, #252]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d028      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a9c:	4b3a      	ldr	r3, [pc, #232]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aa2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002aaa:	4937      	ldr	r1, [pc, #220]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ab6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002aba:	d106      	bne.n	8002aca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002abc:	4b32      	ldr	r3, [pc, #200]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	4a31      	ldr	r2, [pc, #196]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ac6:	60d3      	str	r3, [r2, #12]
 8002ac8:	e011      	b.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ace:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ad2:	d10c      	bne.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3304      	adds	r3, #4
 8002ad8:	2101      	movs	r1, #1
 8002ada:	4618      	mov	r0, r3
 8002adc:	f000 f8c8 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002ae4:	7cfb      	ldrb	r3, [r7, #19]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002aea:	7cfb      	ldrb	r3, [r7, #19]
 8002aec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d028      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002afa:	4b23      	ldr	r3, [pc, #140]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b00:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b08:	491f      	ldr	r1, [pc, #124]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b18:	d106      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b1a:	4b1b      	ldr	r3, [pc, #108]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	4a1a      	ldr	r2, [pc, #104]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b24:	60d3      	str	r3, [r2, #12]
 8002b26:	e011      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b30:	d10c      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	3304      	adds	r3, #4
 8002b36:	2101      	movs	r1, #1
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f000 f899 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b42:	7cfb      	ldrb	r3, [r7, #19]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002b48:	7cfb      	ldrb	r3, [r7, #19]
 8002b4a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d02b      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b58:	4b0b      	ldr	r3, [pc, #44]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b5e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b66:	4908      	ldr	r1, [pc, #32]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b76:	d109      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b78:	4b03      	ldr	r3, [pc, #12]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	4a02      	ldr	r2, [pc, #8]	; (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b82:	60d3      	str	r3, [r2, #12]
 8002b84:	e014      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002b86:	bf00      	nop
 8002b88:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b94:	d10c      	bne.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	3304      	adds	r3, #4
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f000 f867 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ba6:	7cfb      	ldrb	r3, [r7, #19]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002bac:	7cfb      	ldrb	r3, [r7, #19]
 8002bae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d02f      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bbc:	4b2b      	ldr	r3, [pc, #172]	; (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bc2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bca:	4928      	ldr	r1, [pc, #160]	; (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bd6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bda:	d10d      	bne.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3304      	adds	r3, #4
 8002be0:	2102      	movs	r1, #2
 8002be2:	4618      	mov	r0, r3
 8002be4:	f000 f844 	bl	8002c70 <RCCEx_PLLSAI1_Config>
 8002be8:	4603      	mov	r3, r0
 8002bea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bec:	7cfb      	ldrb	r3, [r7, #19]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d014      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002bf2:	7cfb      	ldrb	r3, [r7, #19]
 8002bf4:	74bb      	strb	r3, [r7, #18]
 8002bf6:	e011      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bfc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	3320      	adds	r3, #32
 8002c06:	2102      	movs	r1, #2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f000 f925 	bl	8002e58 <RCCEx_PLLSAI2_Config>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c12:	7cfb      	ldrb	r3, [r7, #19]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c18:	7cfb      	ldrb	r3, [r7, #19]
 8002c1a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00a      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002c28:	4b10      	ldr	r3, [pc, #64]	; (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c2e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c36:	490d      	ldr	r1, [pc, #52]	; (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00b      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c4a:	4b08      	ldr	r3, [pc, #32]	; (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c50:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c5a:	4904      	ldr	r1, [pc, #16]	; (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002c62:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40021000 	.word	0x40021000

08002c70 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c7e:	4b75      	ldr	r3, [pc, #468]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	f003 0303 	and.w	r3, r3, #3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d018      	beq.n	8002cbc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002c8a:	4b72      	ldr	r3, [pc, #456]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f003 0203 	and.w	r2, r3, #3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d10d      	bne.n	8002cb6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
       ||
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d009      	beq.n	8002cb6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002ca2:	4b6c      	ldr	r3, [pc, #432]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	091b      	lsrs	r3, r3, #4
 8002ca8:	f003 0307 	and.w	r3, r3, #7
 8002cac:	1c5a      	adds	r2, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
       ||
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d047      	beq.n	8002d46 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	73fb      	strb	r3, [r7, #15]
 8002cba:	e044      	b.n	8002d46 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b03      	cmp	r3, #3
 8002cc2:	d018      	beq.n	8002cf6 <RCCEx_PLLSAI1_Config+0x86>
 8002cc4:	2b03      	cmp	r3, #3
 8002cc6:	d825      	bhi.n	8002d14 <RCCEx_PLLSAI1_Config+0xa4>
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d002      	beq.n	8002cd2 <RCCEx_PLLSAI1_Config+0x62>
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d009      	beq.n	8002ce4 <RCCEx_PLLSAI1_Config+0x74>
 8002cd0:	e020      	b.n	8002d14 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002cd2:	4b60      	ldr	r3, [pc, #384]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d11d      	bne.n	8002d1a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ce2:	e01a      	b.n	8002d1a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ce4:	4b5b      	ldr	r3, [pc, #364]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d116      	bne.n	8002d1e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cf4:	e013      	b.n	8002d1e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002cf6:	4b57      	ldr	r3, [pc, #348]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10f      	bne.n	8002d22 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d02:	4b54      	ldr	r3, [pc, #336]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d109      	bne.n	8002d22 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d12:	e006      	b.n	8002d22 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
      break;
 8002d18:	e004      	b.n	8002d24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d1a:	bf00      	nop
 8002d1c:	e002      	b.n	8002d24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d1e:	bf00      	nop
 8002d20:	e000      	b.n	8002d24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d22:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10d      	bne.n	8002d46 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d2a:	4b4a      	ldr	r3, [pc, #296]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6819      	ldr	r1, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	011b      	lsls	r3, r3, #4
 8002d3e:	430b      	orrs	r3, r1
 8002d40:	4944      	ldr	r1, [pc, #272]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d17d      	bne.n	8002e48 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002d4c:	4b41      	ldr	r3, [pc, #260]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a40      	ldr	r2, [pc, #256]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d52:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002d56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d58:	f7fe fb44 	bl	80013e4 <HAL_GetTick>
 8002d5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d5e:	e009      	b.n	8002d74 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d60:	f7fe fb40 	bl	80013e4 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d902      	bls.n	8002d74 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	73fb      	strb	r3, [r7, #15]
        break;
 8002d72:	e005      	b.n	8002d80 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d74:	4b37      	ldr	r3, [pc, #220]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1ef      	bne.n	8002d60 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d160      	bne.n	8002e48 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d111      	bne.n	8002db0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d8c:	4b31      	ldr	r3, [pc, #196]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6892      	ldr	r2, [r2, #8]
 8002d9c:	0211      	lsls	r1, r2, #8
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68d2      	ldr	r2, [r2, #12]
 8002da2:	0912      	lsrs	r2, r2, #4
 8002da4:	0452      	lsls	r2, r2, #17
 8002da6:	430a      	orrs	r2, r1
 8002da8:	492a      	ldr	r1, [pc, #168]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	610b      	str	r3, [r1, #16]
 8002dae:	e027      	b.n	8002e00 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d112      	bne.n	8002ddc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002db6:	4b27      	ldr	r3, [pc, #156]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002dbe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6892      	ldr	r2, [r2, #8]
 8002dc6:	0211      	lsls	r1, r2, #8
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6912      	ldr	r2, [r2, #16]
 8002dcc:	0852      	lsrs	r2, r2, #1
 8002dce:	3a01      	subs	r2, #1
 8002dd0:	0552      	lsls	r2, r2, #21
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	491f      	ldr	r1, [pc, #124]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	610b      	str	r3, [r1, #16]
 8002dda:	e011      	b.n	8002e00 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ddc:	4b1d      	ldr	r3, [pc, #116]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002de4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6892      	ldr	r2, [r2, #8]
 8002dec:	0211      	lsls	r1, r2, #8
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6952      	ldr	r2, [r2, #20]
 8002df2:	0852      	lsrs	r2, r2, #1
 8002df4:	3a01      	subs	r2, #1
 8002df6:	0652      	lsls	r2, r2, #25
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	4916      	ldr	r1, [pc, #88]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e00:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a13      	ldr	r2, [pc, #76]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e0a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e0c:	f7fe faea 	bl	80013e4 <HAL_GetTick>
 8002e10:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e12:	e009      	b.n	8002e28 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e14:	f7fe fae6 	bl	80013e4 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d902      	bls.n	8002e28 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	73fb      	strb	r3, [r7, #15]
          break;
 8002e26:	e005      	b.n	8002e34 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e28:	4b0a      	ldr	r3, [pc, #40]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d0ef      	beq.n	8002e14 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002e34:	7bfb      	ldrb	r3, [r7, #15]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d106      	bne.n	8002e48 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002e3a:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e3c:	691a      	ldr	r2, [r3, #16]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	4904      	ldr	r1, [pc, #16]	; (8002e54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	40021000 	.word	0x40021000

08002e58 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e62:	2300      	movs	r3, #0
 8002e64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e66:	4b6a      	ldr	r3, [pc, #424]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d018      	beq.n	8002ea4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002e72:	4b67      	ldr	r3, [pc, #412]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f003 0203 	and.w	r2, r3, #3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d10d      	bne.n	8002e9e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
       ||
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d009      	beq.n	8002e9e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002e8a:	4b61      	ldr	r3, [pc, #388]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	091b      	lsrs	r3, r3, #4
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
       ||
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d047      	beq.n	8002f2e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
 8002ea2:	e044      	b.n	8002f2e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2b03      	cmp	r3, #3
 8002eaa:	d018      	beq.n	8002ede <RCCEx_PLLSAI2_Config+0x86>
 8002eac:	2b03      	cmp	r3, #3
 8002eae:	d825      	bhi.n	8002efc <RCCEx_PLLSAI2_Config+0xa4>
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d002      	beq.n	8002eba <RCCEx_PLLSAI2_Config+0x62>
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d009      	beq.n	8002ecc <RCCEx_PLLSAI2_Config+0x74>
 8002eb8:	e020      	b.n	8002efc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002eba:	4b55      	ldr	r3, [pc, #340]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d11d      	bne.n	8002f02 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eca:	e01a      	b.n	8002f02 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ecc:	4b50      	ldr	r3, [pc, #320]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d116      	bne.n	8002f06 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002edc:	e013      	b.n	8002f06 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ede:	4b4c      	ldr	r3, [pc, #304]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10f      	bne.n	8002f0a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002eea:	4b49      	ldr	r3, [pc, #292]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d109      	bne.n	8002f0a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002efa:	e006      	b.n	8002f0a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	73fb      	strb	r3, [r7, #15]
      break;
 8002f00:	e004      	b.n	8002f0c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f02:	bf00      	nop
 8002f04:	e002      	b.n	8002f0c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f06:	bf00      	nop
 8002f08:	e000      	b.n	8002f0c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f0a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10d      	bne.n	8002f2e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f12:	4b3f      	ldr	r3, [pc, #252]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6819      	ldr	r1, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	3b01      	subs	r3, #1
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	430b      	orrs	r3, r1
 8002f28:	4939      	ldr	r1, [pc, #228]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d167      	bne.n	8003004 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f34:	4b36      	ldr	r3, [pc, #216]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a35      	ldr	r2, [pc, #212]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f40:	f7fe fa50 	bl	80013e4 <HAL_GetTick>
 8002f44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f46:	e009      	b.n	8002f5c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f48:	f7fe fa4c 	bl	80013e4 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d902      	bls.n	8002f5c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	73fb      	strb	r3, [r7, #15]
        break;
 8002f5a:	e005      	b.n	8002f68 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f5c:	4b2c      	ldr	r3, [pc, #176]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1ef      	bne.n	8002f48 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f68:	7bfb      	ldrb	r3, [r7, #15]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d14a      	bne.n	8003004 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d111      	bne.n	8002f98 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f74:	4b26      	ldr	r3, [pc, #152]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f76:	695b      	ldr	r3, [r3, #20]
 8002f78:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002f7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6892      	ldr	r2, [r2, #8]
 8002f84:	0211      	lsls	r1, r2, #8
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	68d2      	ldr	r2, [r2, #12]
 8002f8a:	0912      	lsrs	r2, r2, #4
 8002f8c:	0452      	lsls	r2, r2, #17
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	491f      	ldr	r1, [pc, #124]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	614b      	str	r3, [r1, #20]
 8002f96:	e011      	b.n	8002fbc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f98:	4b1d      	ldr	r3, [pc, #116]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002fa0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	6892      	ldr	r2, [r2, #8]
 8002fa8:	0211      	lsls	r1, r2, #8
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6912      	ldr	r2, [r2, #16]
 8002fae:	0852      	lsrs	r2, r2, #1
 8002fb0:	3a01      	subs	r2, #1
 8002fb2:	0652      	lsls	r2, r2, #25
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	4916      	ldr	r1, [pc, #88]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002fbc:	4b14      	ldr	r3, [pc, #80]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a13      	ldr	r2, [pc, #76]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc8:	f7fe fa0c 	bl	80013e4 <HAL_GetTick>
 8002fcc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002fce:	e009      	b.n	8002fe4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002fd0:	f7fe fa08 	bl	80013e4 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d902      	bls.n	8002fe4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	73fb      	strb	r3, [r7, #15]
          break;
 8002fe2:	e005      	b.n	8002ff0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d0ef      	beq.n	8002fd0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002ff0:	7bfb      	ldrb	r3, [r7, #15]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d106      	bne.n	8003004 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002ff6:	4b06      	ldr	r3, [pc, #24]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ff8:	695a      	ldr	r2, [r3, #20]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	4904      	ldr	r1, [pc, #16]	; (8003010 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003000:	4313      	orrs	r3, r2
 8003002:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003004:	7bfb      	ldrb	r3, [r7, #15]
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	40021000 	.word	0x40021000

08003014 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e049      	b.n	80030ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d106      	bne.n	8003040 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7fd ff32 	bl	8000ea4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2202      	movs	r2, #2
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3304      	adds	r3, #4
 8003050:	4619      	mov	r1, r3
 8003052:	4610      	mov	r0, r2
 8003054:	f000 fd6e 	bl	8003b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d001      	beq.n	80030dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e04f      	b.n	800317c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a23      	ldr	r2, [pc, #140]	; (8003188 <HAL_TIM_Base_Start_IT+0xc4>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d01d      	beq.n	800313a <HAL_TIM_Base_Start_IT+0x76>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003106:	d018      	beq.n	800313a <HAL_TIM_Base_Start_IT+0x76>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a1f      	ldr	r2, [pc, #124]	; (800318c <HAL_TIM_Base_Start_IT+0xc8>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d013      	beq.n	800313a <HAL_TIM_Base_Start_IT+0x76>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a1e      	ldr	r2, [pc, #120]	; (8003190 <HAL_TIM_Base_Start_IT+0xcc>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00e      	beq.n	800313a <HAL_TIM_Base_Start_IT+0x76>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a1c      	ldr	r2, [pc, #112]	; (8003194 <HAL_TIM_Base_Start_IT+0xd0>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d009      	beq.n	800313a <HAL_TIM_Base_Start_IT+0x76>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a1b      	ldr	r2, [pc, #108]	; (8003198 <HAL_TIM_Base_Start_IT+0xd4>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d004      	beq.n	800313a <HAL_TIM_Base_Start_IT+0x76>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a19      	ldr	r2, [pc, #100]	; (800319c <HAL_TIM_Base_Start_IT+0xd8>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d115      	bne.n	8003166 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	4b17      	ldr	r3, [pc, #92]	; (80031a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003142:	4013      	ands	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2b06      	cmp	r3, #6
 800314a:	d015      	beq.n	8003178 <HAL_TIM_Base_Start_IT+0xb4>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003152:	d011      	beq.n	8003178 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f042 0201 	orr.w	r2, r2, #1
 8003162:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003164:	e008      	b.n	8003178 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f042 0201 	orr.w	r2, r2, #1
 8003174:	601a      	str	r2, [r3, #0]
 8003176:	e000      	b.n	800317a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003178:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3714      	adds	r7, #20
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	40012c00 	.word	0x40012c00
 800318c:	40000400 	.word	0x40000400
 8003190:	40000800 	.word	0x40000800
 8003194:	40000c00 	.word	0x40000c00
 8003198:	40013400 	.word	0x40013400
 800319c:	40014000 	.word	0x40014000
 80031a0:	00010007 	.word	0x00010007

080031a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e049      	b.n	800324a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d106      	bne.n	80031d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7fd feaa 	bl	8000f24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2202      	movs	r2, #2
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3304      	adds	r3, #4
 80031e0:	4619      	mov	r1, r3
 80031e2:	4610      	mov	r0, r2
 80031e4:	f000 fca6 	bl	8003b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
	...

08003254 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800325e:	2300      	movs	r3, #0
 8003260:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d109      	bne.n	800327c <HAL_TIM_PWM_Start_IT+0x28>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b01      	cmp	r3, #1
 8003272:	bf14      	ite	ne
 8003274:	2301      	movne	r3, #1
 8003276:	2300      	moveq	r3, #0
 8003278:	b2db      	uxtb	r3, r3
 800327a:	e03c      	b.n	80032f6 <HAL_TIM_PWM_Start_IT+0xa2>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	2b04      	cmp	r3, #4
 8003280:	d109      	bne.n	8003296 <HAL_TIM_PWM_Start_IT+0x42>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b01      	cmp	r3, #1
 800328c:	bf14      	ite	ne
 800328e:	2301      	movne	r3, #1
 8003290:	2300      	moveq	r3, #0
 8003292:	b2db      	uxtb	r3, r3
 8003294:	e02f      	b.n	80032f6 <HAL_TIM_PWM_Start_IT+0xa2>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	2b08      	cmp	r3, #8
 800329a:	d109      	bne.n	80032b0 <HAL_TIM_PWM_Start_IT+0x5c>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	bf14      	ite	ne
 80032a8:	2301      	movne	r3, #1
 80032aa:	2300      	moveq	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	e022      	b.n	80032f6 <HAL_TIM_PWM_Start_IT+0xa2>
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	2b0c      	cmp	r3, #12
 80032b4:	d109      	bne.n	80032ca <HAL_TIM_PWM_Start_IT+0x76>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b01      	cmp	r3, #1
 80032c0:	bf14      	ite	ne
 80032c2:	2301      	movne	r3, #1
 80032c4:	2300      	moveq	r3, #0
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	e015      	b.n	80032f6 <HAL_TIM_PWM_Start_IT+0xa2>
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	2b10      	cmp	r3, #16
 80032ce:	d109      	bne.n	80032e4 <HAL_TIM_PWM_Start_IT+0x90>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	2b01      	cmp	r3, #1
 80032da:	bf14      	ite	ne
 80032dc:	2301      	movne	r3, #1
 80032de:	2300      	moveq	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	e008      	b.n	80032f6 <HAL_TIM_PWM_Start_IT+0xa2>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	bf14      	ite	ne
 80032f0:	2301      	movne	r3, #1
 80032f2:	2300      	moveq	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e0e7      	b.n	80034ce <HAL_TIM_PWM_Start_IT+0x27a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d104      	bne.n	800330e <HAL_TIM_PWM_Start_IT+0xba>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2202      	movs	r2, #2
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800330c:	e023      	b.n	8003356 <HAL_TIM_PWM_Start_IT+0x102>
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b04      	cmp	r3, #4
 8003312:	d104      	bne.n	800331e <HAL_TIM_PWM_Start_IT+0xca>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2202      	movs	r2, #2
 8003318:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800331c:	e01b      	b.n	8003356 <HAL_TIM_PWM_Start_IT+0x102>
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	2b08      	cmp	r3, #8
 8003322:	d104      	bne.n	800332e <HAL_TIM_PWM_Start_IT+0xda>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2202      	movs	r2, #2
 8003328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800332c:	e013      	b.n	8003356 <HAL_TIM_PWM_Start_IT+0x102>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	2b0c      	cmp	r3, #12
 8003332:	d104      	bne.n	800333e <HAL_TIM_PWM_Start_IT+0xea>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800333c:	e00b      	b.n	8003356 <HAL_TIM_PWM_Start_IT+0x102>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	2b10      	cmp	r3, #16
 8003342:	d104      	bne.n	800334e <HAL_TIM_PWM_Start_IT+0xfa>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2202      	movs	r2, #2
 8003348:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800334c:	e003      	b.n	8003356 <HAL_TIM_PWM_Start_IT+0x102>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2202      	movs	r2, #2
 8003352:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	2b0c      	cmp	r3, #12
 800335a:	d841      	bhi.n	80033e0 <HAL_TIM_PWM_Start_IT+0x18c>
 800335c:	a201      	add	r2, pc, #4	; (adr r2, 8003364 <HAL_TIM_PWM_Start_IT+0x110>)
 800335e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003362:	bf00      	nop
 8003364:	08003399 	.word	0x08003399
 8003368:	080033e1 	.word	0x080033e1
 800336c:	080033e1 	.word	0x080033e1
 8003370:	080033e1 	.word	0x080033e1
 8003374:	080033ab 	.word	0x080033ab
 8003378:	080033e1 	.word	0x080033e1
 800337c:	080033e1 	.word	0x080033e1
 8003380:	080033e1 	.word	0x080033e1
 8003384:	080033bd 	.word	0x080033bd
 8003388:	080033e1 	.word	0x080033e1
 800338c:	080033e1 	.word	0x080033e1
 8003390:	080033e1 	.word	0x080033e1
 8003394:	080033cf 	.word	0x080033cf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68da      	ldr	r2, [r3, #12]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f042 0202 	orr.w	r2, r2, #2
 80033a6:	60da      	str	r2, [r3, #12]
      break;
 80033a8:	e01d      	b.n	80033e6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68da      	ldr	r2, [r3, #12]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f042 0204 	orr.w	r2, r2, #4
 80033b8:	60da      	str	r2, [r3, #12]
      break;
 80033ba:	e014      	b.n	80033e6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68da      	ldr	r2, [r3, #12]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f042 0208 	orr.w	r2, r2, #8
 80033ca:	60da      	str	r2, [r3, #12]
      break;
 80033cc:	e00b      	b.n	80033e6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	68da      	ldr	r2, [r3, #12]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f042 0210 	orr.w	r2, r2, #16
 80033dc:	60da      	str	r2, [r3, #12]
      break;
 80033de:	e002      	b.n	80033e6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	73fb      	strb	r3, [r7, #15]
      break;
 80033e4:	bf00      	nop
  }

  if (status == HAL_OK)
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d16f      	bne.n	80034cc <HAL_TIM_PWM_Start_IT+0x278>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2201      	movs	r2, #1
 80033f2:	6839      	ldr	r1, [r7, #0]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 ffa7 	bl	8004348 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a36      	ldr	r2, [pc, #216]	; (80034d8 <HAL_TIM_PWM_Start_IT+0x284>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d013      	beq.n	800342c <HAL_TIM_PWM_Start_IT+0x1d8>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a34      	ldr	r2, [pc, #208]	; (80034dc <HAL_TIM_PWM_Start_IT+0x288>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d00e      	beq.n	800342c <HAL_TIM_PWM_Start_IT+0x1d8>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a33      	ldr	r2, [pc, #204]	; (80034e0 <HAL_TIM_PWM_Start_IT+0x28c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d009      	beq.n	800342c <HAL_TIM_PWM_Start_IT+0x1d8>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a31      	ldr	r2, [pc, #196]	; (80034e4 <HAL_TIM_PWM_Start_IT+0x290>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d004      	beq.n	800342c <HAL_TIM_PWM_Start_IT+0x1d8>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a30      	ldr	r2, [pc, #192]	; (80034e8 <HAL_TIM_PWM_Start_IT+0x294>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d101      	bne.n	8003430 <HAL_TIM_PWM_Start_IT+0x1dc>
 800342c:	2301      	movs	r3, #1
 800342e:	e000      	b.n	8003432 <HAL_TIM_PWM_Start_IT+0x1de>
 8003430:	2300      	movs	r3, #0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d007      	beq.n	8003446 <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003444:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a23      	ldr	r2, [pc, #140]	; (80034d8 <HAL_TIM_PWM_Start_IT+0x284>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d01d      	beq.n	800348c <HAL_TIM_PWM_Start_IT+0x238>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003458:	d018      	beq.n	800348c <HAL_TIM_PWM_Start_IT+0x238>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a23      	ldr	r2, [pc, #140]	; (80034ec <HAL_TIM_PWM_Start_IT+0x298>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d013      	beq.n	800348c <HAL_TIM_PWM_Start_IT+0x238>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a21      	ldr	r2, [pc, #132]	; (80034f0 <HAL_TIM_PWM_Start_IT+0x29c>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d00e      	beq.n	800348c <HAL_TIM_PWM_Start_IT+0x238>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a20      	ldr	r2, [pc, #128]	; (80034f4 <HAL_TIM_PWM_Start_IT+0x2a0>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d009      	beq.n	800348c <HAL_TIM_PWM_Start_IT+0x238>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a17      	ldr	r2, [pc, #92]	; (80034dc <HAL_TIM_PWM_Start_IT+0x288>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d004      	beq.n	800348c <HAL_TIM_PWM_Start_IT+0x238>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a16      	ldr	r2, [pc, #88]	; (80034e0 <HAL_TIM_PWM_Start_IT+0x28c>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d115      	bne.n	80034b8 <HAL_TIM_PWM_Start_IT+0x264>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	4b19      	ldr	r3, [pc, #100]	; (80034f8 <HAL_TIM_PWM_Start_IT+0x2a4>)
 8003494:	4013      	ands	r3, r2
 8003496:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	2b06      	cmp	r3, #6
 800349c:	d015      	beq.n	80034ca <HAL_TIM_PWM_Start_IT+0x276>
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034a4:	d011      	beq.n	80034ca <HAL_TIM_PWM_Start_IT+0x276>
      {
        __HAL_TIM_ENABLE(htim);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f042 0201 	orr.w	r2, r2, #1
 80034b4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034b6:	e008      	b.n	80034ca <HAL_TIM_PWM_Start_IT+0x276>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	e000      	b.n	80034cc <HAL_TIM_PWM_Start_IT+0x278>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ca:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40012c00 	.word	0x40012c00
 80034dc:	40013400 	.word	0x40013400
 80034e0:	40014000 	.word	0x40014000
 80034e4:	40014400 	.word	0x40014400
 80034e8:	40014800 	.word	0x40014800
 80034ec:	40000400 	.word	0x40000400
 80034f0:	40000800 	.word	0x40000800
 80034f4:	40000c00 	.word	0x40000c00
 80034f8:	00010007 	.word	0x00010007

080034fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b02      	cmp	r3, #2
 8003510:	d122      	bne.n	8003558 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b02      	cmp	r3, #2
 800351e:	d11b      	bne.n	8003558 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f06f 0202 	mvn.w	r2, #2
 8003528:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	f003 0303 	and.w	r3, r3, #3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 fae3 	bl	8003b0a <HAL_TIM_IC_CaptureCallback>
 8003544:	e005      	b.n	8003552 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 fad5 	bl	8003af6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f7fd fb99 	bl	8000c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	f003 0304 	and.w	r3, r3, #4
 8003562:	2b04      	cmp	r3, #4
 8003564:	d122      	bne.n	80035ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	f003 0304 	and.w	r3, r3, #4
 8003570:	2b04      	cmp	r3, #4
 8003572:	d11b      	bne.n	80035ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f06f 0204 	mvn.w	r2, #4
 800357c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2202      	movs	r2, #2
 8003582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800358e:	2b00      	cmp	r3, #0
 8003590:	d003      	beq.n	800359a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 fab9 	bl	8003b0a <HAL_TIM_IC_CaptureCallback>
 8003598:	e005      	b.n	80035a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 faab 	bl	8003af6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f7fd fb6f 	bl	8000c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	f003 0308 	and.w	r3, r3, #8
 80035b6:	2b08      	cmp	r3, #8
 80035b8:	d122      	bne.n	8003600 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	f003 0308 	and.w	r3, r3, #8
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d11b      	bne.n	8003600 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f06f 0208 	mvn.w	r2, #8
 80035d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2204      	movs	r2, #4
 80035d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	f003 0303 	and.w	r3, r3, #3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 fa8f 	bl	8003b0a <HAL_TIM_IC_CaptureCallback>
 80035ec:	e005      	b.n	80035fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 fa81 	bl	8003af6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f7fd fb45 	bl	8000c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	f003 0310 	and.w	r3, r3, #16
 800360a:	2b10      	cmp	r3, #16
 800360c:	d122      	bne.n	8003654 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f003 0310 	and.w	r3, r3, #16
 8003618:	2b10      	cmp	r3, #16
 800361a:	d11b      	bne.n	8003654 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f06f 0210 	mvn.w	r2, #16
 8003624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2208      	movs	r2, #8
 800362a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003636:	2b00      	cmp	r3, #0
 8003638:	d003      	beq.n	8003642 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 fa65 	bl	8003b0a <HAL_TIM_IC_CaptureCallback>
 8003640:	e005      	b.n	800364e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 fa57 	bl	8003af6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f7fd fb1b 	bl	8000c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b01      	cmp	r3, #1
 8003660:	d10e      	bne.n	8003680 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b01      	cmp	r3, #1
 800366e:	d107      	bne.n	8003680 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f06f 0201 	mvn.w	r2, #1
 8003678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7fd fac2 	bl	8000c04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368a:	2b80      	cmp	r3, #128	; 0x80
 800368c:	d10e      	bne.n	80036ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003698:	2b80      	cmp	r3, #128	; 0x80
 800369a:	d107      	bne.n	80036ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 ff06 	bl	80044b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ba:	d10e      	bne.n	80036da <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036c6:	2b80      	cmp	r3, #128	; 0x80
 80036c8:	d107      	bne.n	80036da <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80036d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 fef9 	bl	80044cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036e4:	2b40      	cmp	r3, #64	; 0x40
 80036e6:	d10e      	bne.n	8003706 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f2:	2b40      	cmp	r3, #64	; 0x40
 80036f4:	d107      	bne.n	8003706 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 fa0c 	bl	8003b1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	f003 0320 	and.w	r3, r3, #32
 8003710:	2b20      	cmp	r3, #32
 8003712:	d10e      	bne.n	8003732 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f003 0320 	and.w	r3, r3, #32
 800371e:	2b20      	cmp	r3, #32
 8003720:	d107      	bne.n	8003732 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f06f 0220 	mvn.w	r2, #32
 800372a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f000 feb9 	bl	80044a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003732:	bf00      	nop
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
	...

0800373c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003748:	2300      	movs	r3, #0
 800374a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003752:	2b01      	cmp	r3, #1
 8003754:	d101      	bne.n	800375a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003756:	2302      	movs	r3, #2
 8003758:	e0ff      	b.n	800395a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b14      	cmp	r3, #20
 8003766:	f200 80f0 	bhi.w	800394a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800376a:	a201      	add	r2, pc, #4	; (adr r2, 8003770 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800376c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003770:	080037c5 	.word	0x080037c5
 8003774:	0800394b 	.word	0x0800394b
 8003778:	0800394b 	.word	0x0800394b
 800377c:	0800394b 	.word	0x0800394b
 8003780:	08003805 	.word	0x08003805
 8003784:	0800394b 	.word	0x0800394b
 8003788:	0800394b 	.word	0x0800394b
 800378c:	0800394b 	.word	0x0800394b
 8003790:	08003847 	.word	0x08003847
 8003794:	0800394b 	.word	0x0800394b
 8003798:	0800394b 	.word	0x0800394b
 800379c:	0800394b 	.word	0x0800394b
 80037a0:	08003887 	.word	0x08003887
 80037a4:	0800394b 	.word	0x0800394b
 80037a8:	0800394b 	.word	0x0800394b
 80037ac:	0800394b 	.word	0x0800394b
 80037b0:	080038c9 	.word	0x080038c9
 80037b4:	0800394b 	.word	0x0800394b
 80037b8:	0800394b 	.word	0x0800394b
 80037bc:	0800394b 	.word	0x0800394b
 80037c0:	08003909 	.word	0x08003909
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68b9      	ldr	r1, [r7, #8]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f000 fa4c 	bl	8003c68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	699a      	ldr	r2, [r3, #24]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0208 	orr.w	r2, r2, #8
 80037de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	699a      	ldr	r2, [r3, #24]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0204 	bic.w	r2, r2, #4
 80037ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	6999      	ldr	r1, [r3, #24]
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	691a      	ldr	r2, [r3, #16]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	430a      	orrs	r2, r1
 8003800:	619a      	str	r2, [r3, #24]
      break;
 8003802:	e0a5      	b.n	8003950 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68b9      	ldr	r1, [r7, #8]
 800380a:	4618      	mov	r0, r3
 800380c:	f000 fabc 	bl	8003d88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	699a      	ldr	r2, [r3, #24]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800381e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	699a      	ldr	r2, [r3, #24]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800382e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6999      	ldr	r1, [r3, #24]
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	691b      	ldr	r3, [r3, #16]
 800383a:	021a      	lsls	r2, r3, #8
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	619a      	str	r2, [r3, #24]
      break;
 8003844:	e084      	b.n	8003950 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68b9      	ldr	r1, [r7, #8]
 800384c:	4618      	mov	r0, r3
 800384e:	f000 fb25 	bl	8003e9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	69da      	ldr	r2, [r3, #28]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f042 0208 	orr.w	r2, r2, #8
 8003860:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	69da      	ldr	r2, [r3, #28]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0204 	bic.w	r2, r2, #4
 8003870:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	69d9      	ldr	r1, [r3, #28]
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	691a      	ldr	r2, [r3, #16]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	61da      	str	r2, [r3, #28]
      break;
 8003884:	e064      	b.n	8003950 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68b9      	ldr	r1, [r7, #8]
 800388c:	4618      	mov	r0, r3
 800388e:	f000 fb8d 	bl	8003fac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	69da      	ldr	r2, [r3, #28]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	69da      	ldr	r2, [r3, #28]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	69d9      	ldr	r1, [r3, #28]
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	021a      	lsls	r2, r3, #8
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	61da      	str	r2, [r3, #28]
      break;
 80038c6:	e043      	b.n	8003950 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68b9      	ldr	r1, [r7, #8]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f000 fbd6 	bl	8004080 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0208 	orr.w	r2, r2, #8
 80038e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 0204 	bic.w	r2, r2, #4
 80038f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	691a      	ldr	r2, [r3, #16]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	430a      	orrs	r2, r1
 8003904:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003906:	e023      	b.n	8003950 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68b9      	ldr	r1, [r7, #8]
 800390e:	4618      	mov	r0, r3
 8003910:	f000 fc1a 	bl	8004148 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003922:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003932:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	021a      	lsls	r2, r3, #8
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003948:	e002      	b.n	8003950 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	75fb      	strb	r3, [r7, #23]
      break;
 800394e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003958:	7dfb      	ldrb	r3, [r7, #23]
}
 800395a:	4618      	mov	r0, r3
 800395c:	3718      	adds	r7, #24
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop

08003964 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800396e:	2300      	movs	r3, #0
 8003970:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003978:	2b01      	cmp	r3, #1
 800397a:	d101      	bne.n	8003980 <HAL_TIM_ConfigClockSource+0x1c>
 800397c:	2302      	movs	r3, #2
 800397e:	e0b6      	b.n	8003aee <HAL_TIM_ConfigClockSource+0x18a>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800399e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80039a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68ba      	ldr	r2, [r7, #8]
 80039b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039bc:	d03e      	beq.n	8003a3c <HAL_TIM_ConfigClockSource+0xd8>
 80039be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039c2:	f200 8087 	bhi.w	8003ad4 <HAL_TIM_ConfigClockSource+0x170>
 80039c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039ca:	f000 8086 	beq.w	8003ada <HAL_TIM_ConfigClockSource+0x176>
 80039ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039d2:	d87f      	bhi.n	8003ad4 <HAL_TIM_ConfigClockSource+0x170>
 80039d4:	2b70      	cmp	r3, #112	; 0x70
 80039d6:	d01a      	beq.n	8003a0e <HAL_TIM_ConfigClockSource+0xaa>
 80039d8:	2b70      	cmp	r3, #112	; 0x70
 80039da:	d87b      	bhi.n	8003ad4 <HAL_TIM_ConfigClockSource+0x170>
 80039dc:	2b60      	cmp	r3, #96	; 0x60
 80039de:	d050      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x11e>
 80039e0:	2b60      	cmp	r3, #96	; 0x60
 80039e2:	d877      	bhi.n	8003ad4 <HAL_TIM_ConfigClockSource+0x170>
 80039e4:	2b50      	cmp	r3, #80	; 0x50
 80039e6:	d03c      	beq.n	8003a62 <HAL_TIM_ConfigClockSource+0xfe>
 80039e8:	2b50      	cmp	r3, #80	; 0x50
 80039ea:	d873      	bhi.n	8003ad4 <HAL_TIM_ConfigClockSource+0x170>
 80039ec:	2b40      	cmp	r3, #64	; 0x40
 80039ee:	d058      	beq.n	8003aa2 <HAL_TIM_ConfigClockSource+0x13e>
 80039f0:	2b40      	cmp	r3, #64	; 0x40
 80039f2:	d86f      	bhi.n	8003ad4 <HAL_TIM_ConfigClockSource+0x170>
 80039f4:	2b30      	cmp	r3, #48	; 0x30
 80039f6:	d064      	beq.n	8003ac2 <HAL_TIM_ConfigClockSource+0x15e>
 80039f8:	2b30      	cmp	r3, #48	; 0x30
 80039fa:	d86b      	bhi.n	8003ad4 <HAL_TIM_ConfigClockSource+0x170>
 80039fc:	2b20      	cmp	r3, #32
 80039fe:	d060      	beq.n	8003ac2 <HAL_TIM_ConfigClockSource+0x15e>
 8003a00:	2b20      	cmp	r3, #32
 8003a02:	d867      	bhi.n	8003ad4 <HAL_TIM_ConfigClockSource+0x170>
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d05c      	beq.n	8003ac2 <HAL_TIM_ConfigClockSource+0x15e>
 8003a08:	2b10      	cmp	r3, #16
 8003a0a:	d05a      	beq.n	8003ac2 <HAL_TIM_ConfigClockSource+0x15e>
 8003a0c:	e062      	b.n	8003ad4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6818      	ldr	r0, [r3, #0]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	6899      	ldr	r1, [r3, #8]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f000 fc73 	bl	8004308 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003a30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	609a      	str	r2, [r3, #8]
      break;
 8003a3a:	e04f      	b.n	8003adc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6818      	ldr	r0, [r3, #0]
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	6899      	ldr	r1, [r3, #8]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	f000 fc5c 	bl	8004308 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689a      	ldr	r2, [r3, #8]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a5e:	609a      	str	r2, [r3, #8]
      break;
 8003a60:	e03c      	b.n	8003adc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6818      	ldr	r0, [r3, #0]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	6859      	ldr	r1, [r3, #4]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	461a      	mov	r2, r3
 8003a70:	f000 fbd0 	bl	8004214 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2150      	movs	r1, #80	; 0x50
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f000 fc29 	bl	80042d2 <TIM_ITRx_SetConfig>
      break;
 8003a80:	e02c      	b.n	8003adc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6818      	ldr	r0, [r3, #0]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	6859      	ldr	r1, [r3, #4]
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	461a      	mov	r2, r3
 8003a90:	f000 fbef 	bl	8004272 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2160      	movs	r1, #96	; 0x60
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 fc19 	bl	80042d2 <TIM_ITRx_SetConfig>
      break;
 8003aa0:	e01c      	b.n	8003adc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6818      	ldr	r0, [r3, #0]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	6859      	ldr	r1, [r3, #4]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	461a      	mov	r2, r3
 8003ab0:	f000 fbb0 	bl	8004214 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2140      	movs	r1, #64	; 0x40
 8003aba:	4618      	mov	r0, r3
 8003abc:	f000 fc09 	bl	80042d2 <TIM_ITRx_SetConfig>
      break;
 8003ac0:	e00c      	b.n	8003adc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4619      	mov	r1, r3
 8003acc:	4610      	mov	r0, r2
 8003ace:	f000 fc00 	bl	80042d2 <TIM_ITRx_SetConfig>
      break;
 8003ad2:	e003      	b.n	8003adc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ad8:	e000      	b.n	8003adc <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003ada:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003af6:	b480      	push	{r7}
 8003af8:	b083      	sub	sp, #12
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003afe:	bf00      	nop
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr

08003b0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
	...

08003b34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b085      	sub	sp, #20
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a40      	ldr	r2, [pc, #256]	; (8003c48 <TIM_Base_SetConfig+0x114>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d013      	beq.n	8003b74 <TIM_Base_SetConfig+0x40>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b52:	d00f      	beq.n	8003b74 <TIM_Base_SetConfig+0x40>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	4a3d      	ldr	r2, [pc, #244]	; (8003c4c <TIM_Base_SetConfig+0x118>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d00b      	beq.n	8003b74 <TIM_Base_SetConfig+0x40>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a3c      	ldr	r2, [pc, #240]	; (8003c50 <TIM_Base_SetConfig+0x11c>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d007      	beq.n	8003b74 <TIM_Base_SetConfig+0x40>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a3b      	ldr	r2, [pc, #236]	; (8003c54 <TIM_Base_SetConfig+0x120>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d003      	beq.n	8003b74 <TIM_Base_SetConfig+0x40>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a3a      	ldr	r2, [pc, #232]	; (8003c58 <TIM_Base_SetConfig+0x124>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d108      	bne.n	8003b86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	68fa      	ldr	r2, [r7, #12]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a2f      	ldr	r2, [pc, #188]	; (8003c48 <TIM_Base_SetConfig+0x114>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d01f      	beq.n	8003bce <TIM_Base_SetConfig+0x9a>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b94:	d01b      	beq.n	8003bce <TIM_Base_SetConfig+0x9a>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a2c      	ldr	r2, [pc, #176]	; (8003c4c <TIM_Base_SetConfig+0x118>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d017      	beq.n	8003bce <TIM_Base_SetConfig+0x9a>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a2b      	ldr	r2, [pc, #172]	; (8003c50 <TIM_Base_SetConfig+0x11c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d013      	beq.n	8003bce <TIM_Base_SetConfig+0x9a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a2a      	ldr	r2, [pc, #168]	; (8003c54 <TIM_Base_SetConfig+0x120>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d00f      	beq.n	8003bce <TIM_Base_SetConfig+0x9a>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a29      	ldr	r2, [pc, #164]	; (8003c58 <TIM_Base_SetConfig+0x124>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d00b      	beq.n	8003bce <TIM_Base_SetConfig+0x9a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a28      	ldr	r2, [pc, #160]	; (8003c5c <TIM_Base_SetConfig+0x128>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d007      	beq.n	8003bce <TIM_Base_SetConfig+0x9a>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a27      	ldr	r2, [pc, #156]	; (8003c60 <TIM_Base_SetConfig+0x12c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d003      	beq.n	8003bce <TIM_Base_SetConfig+0x9a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a26      	ldr	r2, [pc, #152]	; (8003c64 <TIM_Base_SetConfig+0x130>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d108      	bne.n	8003be0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68fa      	ldr	r2, [r7, #12]
 8003bf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a10      	ldr	r2, [pc, #64]	; (8003c48 <TIM_Base_SetConfig+0x114>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d00f      	beq.n	8003c2c <TIM_Base_SetConfig+0xf8>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <TIM_Base_SetConfig+0x124>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d00b      	beq.n	8003c2c <TIM_Base_SetConfig+0xf8>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a11      	ldr	r2, [pc, #68]	; (8003c5c <TIM_Base_SetConfig+0x128>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d007      	beq.n	8003c2c <TIM_Base_SetConfig+0xf8>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a10      	ldr	r2, [pc, #64]	; (8003c60 <TIM_Base_SetConfig+0x12c>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d003      	beq.n	8003c2c <TIM_Base_SetConfig+0xf8>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4a0f      	ldr	r2, [pc, #60]	; (8003c64 <TIM_Base_SetConfig+0x130>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d103      	bne.n	8003c34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	691a      	ldr	r2, [r3, #16]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	615a      	str	r2, [r3, #20]
}
 8003c3a:	bf00      	nop
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	40012c00 	.word	0x40012c00
 8003c4c:	40000400 	.word	0x40000400
 8003c50:	40000800 	.word	0x40000800
 8003c54:	40000c00 	.word	0x40000c00
 8003c58:	40013400 	.word	0x40013400
 8003c5c:	40014000 	.word	0x40014000
 8003c60:	40014400 	.word	0x40014400
 8003c64:	40014800 	.word	0x40014800

08003c68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	f023 0201 	bic.w	r2, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f023 0303 	bic.w	r3, r3, #3
 8003ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f023 0302 	bic.w	r3, r3, #2
 8003cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a2c      	ldr	r2, [pc, #176]	; (8003d74 <TIM_OC1_SetConfig+0x10c>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d00f      	beq.n	8003ce8 <TIM_OC1_SetConfig+0x80>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a2b      	ldr	r2, [pc, #172]	; (8003d78 <TIM_OC1_SetConfig+0x110>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00b      	beq.n	8003ce8 <TIM_OC1_SetConfig+0x80>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a2a      	ldr	r2, [pc, #168]	; (8003d7c <TIM_OC1_SetConfig+0x114>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d007      	beq.n	8003ce8 <TIM_OC1_SetConfig+0x80>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a29      	ldr	r2, [pc, #164]	; (8003d80 <TIM_OC1_SetConfig+0x118>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d003      	beq.n	8003ce8 <TIM_OC1_SetConfig+0x80>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a28      	ldr	r2, [pc, #160]	; (8003d84 <TIM_OC1_SetConfig+0x11c>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d10c      	bne.n	8003d02 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	f023 0308 	bic.w	r3, r3, #8
 8003cee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f023 0304 	bic.w	r3, r3, #4
 8003d00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a1b      	ldr	r2, [pc, #108]	; (8003d74 <TIM_OC1_SetConfig+0x10c>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d00f      	beq.n	8003d2a <TIM_OC1_SetConfig+0xc2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a1a      	ldr	r2, [pc, #104]	; (8003d78 <TIM_OC1_SetConfig+0x110>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d00b      	beq.n	8003d2a <TIM_OC1_SetConfig+0xc2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a19      	ldr	r2, [pc, #100]	; (8003d7c <TIM_OC1_SetConfig+0x114>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d007      	beq.n	8003d2a <TIM_OC1_SetConfig+0xc2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a18      	ldr	r2, [pc, #96]	; (8003d80 <TIM_OC1_SetConfig+0x118>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d003      	beq.n	8003d2a <TIM_OC1_SetConfig+0xc2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a17      	ldr	r2, [pc, #92]	; (8003d84 <TIM_OC1_SetConfig+0x11c>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d111      	bne.n	8003d4e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	621a      	str	r2, [r3, #32]
}
 8003d68:	bf00      	nop
 8003d6a:	371c      	adds	r7, #28
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	40012c00 	.word	0x40012c00
 8003d78:	40013400 	.word	0x40013400
 8003d7c:	40014000 	.word	0x40014000
 8003d80:	40014400 	.word	0x40014400
 8003d84:	40014800 	.word	0x40014800

08003d88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b087      	sub	sp, #28
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	f023 0210 	bic.w	r2, r3, #16
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
 8003da2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003db6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	021b      	lsls	r3, r3, #8
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	f023 0320 	bic.w	r3, r3, #32
 8003dd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	011b      	lsls	r3, r3, #4
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a28      	ldr	r2, [pc, #160]	; (8003e88 <TIM_OC2_SetConfig+0x100>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d003      	beq.n	8003df4 <TIM_OC2_SetConfig+0x6c>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a27      	ldr	r2, [pc, #156]	; (8003e8c <TIM_OC2_SetConfig+0x104>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d10d      	bne.n	8003e10 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	011b      	lsls	r3, r3, #4
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a1d      	ldr	r2, [pc, #116]	; (8003e88 <TIM_OC2_SetConfig+0x100>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d00f      	beq.n	8003e38 <TIM_OC2_SetConfig+0xb0>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a1c      	ldr	r2, [pc, #112]	; (8003e8c <TIM_OC2_SetConfig+0x104>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d00b      	beq.n	8003e38 <TIM_OC2_SetConfig+0xb0>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a1b      	ldr	r2, [pc, #108]	; (8003e90 <TIM_OC2_SetConfig+0x108>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d007      	beq.n	8003e38 <TIM_OC2_SetConfig+0xb0>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a1a      	ldr	r2, [pc, #104]	; (8003e94 <TIM_OC2_SetConfig+0x10c>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d003      	beq.n	8003e38 <TIM_OC2_SetConfig+0xb0>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a19      	ldr	r2, [pc, #100]	; (8003e98 <TIM_OC2_SetConfig+0x110>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d113      	bne.n	8003e60 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	621a      	str	r2, [r3, #32]
}
 8003e7a:	bf00      	nop
 8003e7c:	371c      	adds	r7, #28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40012c00 	.word	0x40012c00
 8003e8c:	40013400 	.word	0x40013400
 8003e90:	40014000 	.word	0x40014000
 8003e94:	40014400 	.word	0x40014400
 8003e98:	40014800 	.word	0x40014800

08003e9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 0303 	bic.w	r3, r3, #3
 8003ed6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ee8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	021b      	lsls	r3, r3, #8
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a27      	ldr	r2, [pc, #156]	; (8003f98 <TIM_OC3_SetConfig+0xfc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d003      	beq.n	8003f06 <TIM_OC3_SetConfig+0x6a>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a26      	ldr	r2, [pc, #152]	; (8003f9c <TIM_OC3_SetConfig+0x100>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d10d      	bne.n	8003f22 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	021b      	lsls	r3, r3, #8
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a1c      	ldr	r2, [pc, #112]	; (8003f98 <TIM_OC3_SetConfig+0xfc>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d00f      	beq.n	8003f4a <TIM_OC3_SetConfig+0xae>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a1b      	ldr	r2, [pc, #108]	; (8003f9c <TIM_OC3_SetConfig+0x100>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d00b      	beq.n	8003f4a <TIM_OC3_SetConfig+0xae>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a1a      	ldr	r2, [pc, #104]	; (8003fa0 <TIM_OC3_SetConfig+0x104>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d007      	beq.n	8003f4a <TIM_OC3_SetConfig+0xae>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a19      	ldr	r2, [pc, #100]	; (8003fa4 <TIM_OC3_SetConfig+0x108>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d003      	beq.n	8003f4a <TIM_OC3_SetConfig+0xae>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a18      	ldr	r2, [pc, #96]	; (8003fa8 <TIM_OC3_SetConfig+0x10c>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d113      	bne.n	8003f72 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	011b      	lsls	r3, r3, #4
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	621a      	str	r2, [r3, #32]
}
 8003f8c:	bf00      	nop
 8003f8e:	371c      	adds	r7, #28
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	40012c00 	.word	0x40012c00
 8003f9c:	40013400 	.word	0x40013400
 8003fa0:	40014000 	.word	0x40014000
 8003fa4:	40014400 	.word	0x40014400
 8003fa8:	40014800 	.word	0x40014800

08003fac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	021b      	lsls	r3, r3, #8
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ffa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	031b      	lsls	r3, r3, #12
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	4313      	orrs	r3, r2
 8004006:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a18      	ldr	r2, [pc, #96]	; (800406c <TIM_OC4_SetConfig+0xc0>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d00f      	beq.n	8004030 <TIM_OC4_SetConfig+0x84>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a17      	ldr	r2, [pc, #92]	; (8004070 <TIM_OC4_SetConfig+0xc4>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d00b      	beq.n	8004030 <TIM_OC4_SetConfig+0x84>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a16      	ldr	r2, [pc, #88]	; (8004074 <TIM_OC4_SetConfig+0xc8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d007      	beq.n	8004030 <TIM_OC4_SetConfig+0x84>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a15      	ldr	r2, [pc, #84]	; (8004078 <TIM_OC4_SetConfig+0xcc>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d003      	beq.n	8004030 <TIM_OC4_SetConfig+0x84>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a14      	ldr	r2, [pc, #80]	; (800407c <TIM_OC4_SetConfig+0xd0>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d109      	bne.n	8004044 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004036:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	019b      	lsls	r3, r3, #6
 800403e:	697a      	ldr	r2, [r7, #20]
 8004040:	4313      	orrs	r3, r2
 8004042:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	685a      	ldr	r2, [r3, #4]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	621a      	str	r2, [r3, #32]
}
 800405e:	bf00      	nop
 8004060:	371c      	adds	r7, #28
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	40012c00 	.word	0x40012c00
 8004070:	40013400 	.word	0x40013400
 8004074:	40014000 	.word	0x40014000
 8004078:	40014400 	.word	0x40014400
 800407c:	40014800 	.word	0x40014800

08004080 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004080:	b480      	push	{r7}
 8004082:	b087      	sub	sp, #28
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80040c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	041b      	lsls	r3, r3, #16
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a17      	ldr	r2, [pc, #92]	; (8004134 <TIM_OC5_SetConfig+0xb4>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d00f      	beq.n	80040fa <TIM_OC5_SetConfig+0x7a>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a16      	ldr	r2, [pc, #88]	; (8004138 <TIM_OC5_SetConfig+0xb8>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d00b      	beq.n	80040fa <TIM_OC5_SetConfig+0x7a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a15      	ldr	r2, [pc, #84]	; (800413c <TIM_OC5_SetConfig+0xbc>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d007      	beq.n	80040fa <TIM_OC5_SetConfig+0x7a>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a14      	ldr	r2, [pc, #80]	; (8004140 <TIM_OC5_SetConfig+0xc0>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d003      	beq.n	80040fa <TIM_OC5_SetConfig+0x7a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a13      	ldr	r2, [pc, #76]	; (8004144 <TIM_OC5_SetConfig+0xc4>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d109      	bne.n	800410e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004100:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	021b      	lsls	r3, r3, #8
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	4313      	orrs	r3, r2
 800410c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	685a      	ldr	r2, [r3, #4]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	621a      	str	r2, [r3, #32]
}
 8004128:	bf00      	nop
 800412a:	371c      	adds	r7, #28
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr
 8004134:	40012c00 	.word	0x40012c00
 8004138:	40013400 	.word	0x40013400
 800413c:	40014000 	.word	0x40014000
 8004140:	40014400 	.word	0x40014400
 8004144:	40014800 	.word	0x40014800

08004148 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004148:	b480      	push	{r7}
 800414a:	b087      	sub	sp, #28
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800416e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004176:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800417a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	021b      	lsls	r3, r3, #8
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	4313      	orrs	r3, r2
 8004186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800418e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	051b      	lsls	r3, r3, #20
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	4313      	orrs	r3, r2
 800419a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a18      	ldr	r2, [pc, #96]	; (8004200 <TIM_OC6_SetConfig+0xb8>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d00f      	beq.n	80041c4 <TIM_OC6_SetConfig+0x7c>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	4a17      	ldr	r2, [pc, #92]	; (8004204 <TIM_OC6_SetConfig+0xbc>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d00b      	beq.n	80041c4 <TIM_OC6_SetConfig+0x7c>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a16      	ldr	r2, [pc, #88]	; (8004208 <TIM_OC6_SetConfig+0xc0>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d007      	beq.n	80041c4 <TIM_OC6_SetConfig+0x7c>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a15      	ldr	r2, [pc, #84]	; (800420c <TIM_OC6_SetConfig+0xc4>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d003      	beq.n	80041c4 <TIM_OC6_SetConfig+0x7c>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a14      	ldr	r2, [pc, #80]	; (8004210 <TIM_OC6_SetConfig+0xc8>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d109      	bne.n	80041d8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	029b      	lsls	r3, r3, #10
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	621a      	str	r2, [r3, #32]
}
 80041f2:	bf00      	nop
 80041f4:	371c      	adds	r7, #28
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	40012c00 	.word	0x40012c00
 8004204:	40013400 	.word	0x40013400
 8004208:	40014000 	.word	0x40014000
 800420c:	40014400 	.word	0x40014400
 8004210:	40014800 	.word	0x40014800

08004214 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	f023 0201 	bic.w	r2, r3, #1
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800423e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	011b      	lsls	r3, r3, #4
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4313      	orrs	r3, r2
 8004248:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	f023 030a 	bic.w	r3, r3, #10
 8004250:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4313      	orrs	r3, r2
 8004258:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	621a      	str	r2, [r3, #32]
}
 8004266:	bf00      	nop
 8004268:	371c      	adds	r7, #28
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004272:	b480      	push	{r7}
 8004274:	b087      	sub	sp, #28
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	f023 0210 	bic.w	r2, r3, #16
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800429c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	031b      	lsls	r3, r3, #12
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80042ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	621a      	str	r2, [r3, #32]
}
 80042c6:	bf00      	nop
 80042c8:	371c      	adds	r7, #28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr

080042d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042d2:	b480      	push	{r7}
 80042d4:	b085      	sub	sp, #20
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
 80042da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	f043 0307 	orr.w	r3, r3, #7
 80042f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	609a      	str	r2, [r3, #8]
}
 80042fc:	bf00      	nop
 80042fe:	3714      	adds	r7, #20
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr

08004308 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004308:	b480      	push	{r7}
 800430a:	b087      	sub	sp, #28
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
 8004314:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004322:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	021a      	lsls	r2, r3, #8
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	431a      	orrs	r2, r3
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	4313      	orrs	r3, r2
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	4313      	orrs	r3, r2
 8004334:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	609a      	str	r2, [r3, #8]
}
 800433c:	bf00      	nop
 800433e:	371c      	adds	r7, #28
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004348:	b480      	push	{r7}
 800434a:	b087      	sub	sp, #28
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	f003 031f 	and.w	r3, r3, #31
 800435a:	2201      	movs	r2, #1
 800435c:	fa02 f303 	lsl.w	r3, r2, r3
 8004360:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6a1a      	ldr	r2, [r3, #32]
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	43db      	mvns	r3, r3
 800436a:	401a      	ands	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a1a      	ldr	r2, [r3, #32]
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f003 031f 	and.w	r3, r3, #31
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	fa01 f303 	lsl.w	r3, r1, r3
 8004380:	431a      	orrs	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	621a      	str	r2, [r3, #32]
}
 8004386:	bf00      	nop
 8004388:	371c      	adds	r7, #28
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
	...

08004394 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004394:	b480      	push	{r7}
 8004396:	b085      	sub	sp, #20
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d101      	bne.n	80043ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043a8:	2302      	movs	r3, #2
 80043aa:	e068      	b.n	800447e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2202      	movs	r2, #2
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a2e      	ldr	r2, [pc, #184]	; (800448c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d004      	beq.n	80043e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a2d      	ldr	r2, [pc, #180]	; (8004490 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d108      	bne.n	80043f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80043e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68fa      	ldr	r2, [r7, #12]
 8004400:	4313      	orrs	r3, r2
 8004402:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a1e      	ldr	r2, [pc, #120]	; (800448c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d01d      	beq.n	8004452 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800441e:	d018      	beq.n	8004452 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a1b      	ldr	r2, [pc, #108]	; (8004494 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d013      	beq.n	8004452 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a1a      	ldr	r2, [pc, #104]	; (8004498 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d00e      	beq.n	8004452 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a18      	ldr	r2, [pc, #96]	; (800449c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d009      	beq.n	8004452 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a13      	ldr	r2, [pc, #76]	; (8004490 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d004      	beq.n	8004452 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a14      	ldr	r2, [pc, #80]	; (80044a0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d10c      	bne.n	800446c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004458:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	4313      	orrs	r3, r2
 8004462:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3714      	adds	r7, #20
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	40012c00 	.word	0x40012c00
 8004490:	40013400 	.word	0x40013400
 8004494:	40000400 	.word	0x40000400
 8004498:	40000800 	.word	0x40000800
 800449c:	40000c00 	.word	0x40000c00
 80044a0:	40014000 	.word	0x40014000

080044a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80044d4:	bf00      	nop
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e040      	b.n	8004574 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d106      	bne.n	8004508 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f7fc fd8e 	bl	8001024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2224      	movs	r2, #36	; 0x24
 800450c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 0201 	bic.w	r2, r2, #1
 800451c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f992 	bl	8004848 <UART_SetConfig>
 8004524:	4603      	mov	r3, r0
 8004526:	2b01      	cmp	r3, #1
 8004528:	d101      	bne.n	800452e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e022      	b.n	8004574 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004532:	2b00      	cmp	r3, #0
 8004534:	d002      	beq.n	800453c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 fc3e 	bl	8004db8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	685a      	ldr	r2, [r3, #4]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800454a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	689a      	ldr	r2, [r3, #8]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800455a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0201 	orr.w	r2, r2, #1
 800456a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 fcc5 	bl	8004efc <UART_CheckIdleState>
 8004572:	4603      	mov	r3, r0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3708      	adds	r7, #8
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b08a      	sub	sp, #40	; 0x28
 8004580:	af02      	add	r7, sp, #8
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	603b      	str	r3, [r7, #0]
 8004588:	4613      	mov	r3, r2
 800458a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004590:	2b20      	cmp	r3, #32
 8004592:	f040 8082 	bne.w	800469a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d002      	beq.n	80045a2 <HAL_UART_Transmit+0x26>
 800459c:	88fb      	ldrh	r3, [r7, #6]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e07a      	b.n	800469c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d101      	bne.n	80045b4 <HAL_UART_Transmit+0x38>
 80045b0:	2302      	movs	r3, #2
 80045b2:	e073      	b.n	800469c <HAL_UART_Transmit+0x120>
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2221      	movs	r2, #33	; 0x21
 80045c8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045ca:	f7fc ff0b 	bl	80013e4 <HAL_GetTick>
 80045ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	88fa      	ldrh	r2, [r7, #6]
 80045d4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	88fa      	ldrh	r2, [r7, #6]
 80045dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045e8:	d108      	bne.n	80045fc <HAL_UART_Transmit+0x80>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d104      	bne.n	80045fc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80045f2:	2300      	movs	r3, #0
 80045f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	61bb      	str	r3, [r7, #24]
 80045fa:	e003      	b.n	8004604 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004600:	2300      	movs	r3, #0
 8004602:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800460c:	e02d      	b.n	800466a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	2200      	movs	r2, #0
 8004616:	2180      	movs	r1, #128	; 0x80
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 fcb8 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e039      	b.n	800469c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d10b      	bne.n	8004646 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	881a      	ldrh	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800463a:	b292      	uxth	r2, r2
 800463c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	3302      	adds	r3, #2
 8004642:	61bb      	str	r3, [r7, #24]
 8004644:	e008      	b.n	8004658 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	781a      	ldrb	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	b292      	uxth	r2, r2
 8004650:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	3301      	adds	r3, #1
 8004656:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800465e:	b29b      	uxth	r3, r3
 8004660:	3b01      	subs	r3, #1
 8004662:	b29a      	uxth	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004670:	b29b      	uxth	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1cb      	bne.n	800460e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	9300      	str	r3, [sp, #0]
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	2200      	movs	r2, #0
 800467e:	2140      	movs	r1, #64	; 0x40
 8004680:	68f8      	ldr	r0, [r7, #12]
 8004682:	f000 fc84 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d001      	beq.n	8004690 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e005      	b.n	800469c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2220      	movs	r2, #32
 8004694:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	e000      	b.n	800469c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800469a:	2302      	movs	r3, #2
  }
}
 800469c:	4618      	mov	r0, r3
 800469e:	3720      	adds	r7, #32
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b08a      	sub	sp, #40	; 0x28
 80046a8:	af02      	add	r7, sp, #8
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	603b      	str	r3, [r7, #0]
 80046b0:	4613      	mov	r3, r2
 80046b2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046b8:	2b20      	cmp	r3, #32
 80046ba:	f040 80bf 	bne.w	800483c <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d002      	beq.n	80046ca <HAL_UART_Receive+0x26>
 80046c4:	88fb      	ldrh	r3, [r7, #6]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e0b7      	b.n	800483e <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d101      	bne.n	80046dc <HAL_UART_Receive+0x38>
 80046d8:	2302      	movs	r3, #2
 80046da:	e0b0      	b.n	800483e <HAL_UART_Receive+0x19a>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2222      	movs	r2, #34	; 0x22
 80046f0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046f8:	f7fc fe74 	bl	80013e4 <HAL_GetTick>
 80046fc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	88fa      	ldrh	r2, [r7, #6]
 8004702:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	88fa      	ldrh	r2, [r7, #6]
 800470a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004716:	d10e      	bne.n	8004736 <HAL_UART_Receive+0x92>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d105      	bne.n	800472c <HAL_UART_Receive+0x88>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004726:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800472a:	e02d      	b.n	8004788 <HAL_UART_Receive+0xe4>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	22ff      	movs	r2, #255	; 0xff
 8004730:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004734:	e028      	b.n	8004788 <HAL_UART_Receive+0xe4>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d10d      	bne.n	800475a <HAL_UART_Receive+0xb6>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d104      	bne.n	8004750 <HAL_UART_Receive+0xac>
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	22ff      	movs	r2, #255	; 0xff
 800474a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800474e:	e01b      	b.n	8004788 <HAL_UART_Receive+0xe4>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	227f      	movs	r2, #127	; 0x7f
 8004754:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004758:	e016      	b.n	8004788 <HAL_UART_Receive+0xe4>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004762:	d10d      	bne.n	8004780 <HAL_UART_Receive+0xdc>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d104      	bne.n	8004776 <HAL_UART_Receive+0xd2>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	227f      	movs	r2, #127	; 0x7f
 8004770:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004774:	e008      	b.n	8004788 <HAL_UART_Receive+0xe4>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	223f      	movs	r2, #63	; 0x3f
 800477a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800477e:	e003      	b.n	8004788 <HAL_UART_Receive+0xe4>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800478e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004798:	d108      	bne.n	80047ac <HAL_UART_Receive+0x108>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d104      	bne.n	80047ac <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 80047a2:	2300      	movs	r3, #0
 80047a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	61bb      	str	r3, [r7, #24]
 80047aa:	e003      	b.n	80047b4 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047b0:	2300      	movs	r3, #0
 80047b2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80047bc:	e033      	b.n	8004826 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	2200      	movs	r2, #0
 80047c6:	2120      	movs	r1, #32
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 fbe0 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d001      	beq.n	80047d8 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e032      	b.n	800483e <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10c      	bne.n	80047f8 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	8a7b      	ldrh	r3, [r7, #18]
 80047e8:	4013      	ands	r3, r2
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	3302      	adds	r3, #2
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	e00d      	b.n	8004814 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80047fe:	b29b      	uxth	r3, r3
 8004800:	b2da      	uxtb	r2, r3
 8004802:	8a7b      	ldrh	r3, [r7, #18]
 8004804:	b2db      	uxtb	r3, r3
 8004806:	4013      	ands	r3, r2
 8004808:	b2da      	uxtb	r2, r3
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	3301      	adds	r3, #1
 8004812:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800481a:	b29b      	uxth	r3, r3
 800481c:	3b01      	subs	r3, #1
 800481e:	b29a      	uxth	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800482c:	b29b      	uxth	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1c5      	bne.n	80047be <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2220      	movs	r2, #32
 8004836:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004838:	2300      	movs	r3, #0
 800483a:	e000      	b.n	800483e <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 800483c:	2302      	movs	r3, #2
  }
}
 800483e:	4618      	mov	r0, r3
 8004840:	3720      	adds	r7, #32
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
	...

08004848 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800484c:	b08a      	sub	sp, #40	; 0x28
 800484e:	af00      	add	r7, sp, #0
 8004850:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004852:	2300      	movs	r3, #0
 8004854:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	691b      	ldr	r3, [r3, #16]
 8004860:	431a      	orrs	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	695b      	ldr	r3, [r3, #20]
 8004866:	431a      	orrs	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	69db      	ldr	r3, [r3, #28]
 800486c:	4313      	orrs	r3, r2
 800486e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	4ba4      	ldr	r3, [pc, #656]	; (8004b08 <UART_SetConfig+0x2c0>)
 8004878:	4013      	ands	r3, r2
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	6812      	ldr	r2, [r2, #0]
 800487e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004880:	430b      	orrs	r3, r1
 8004882:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	68da      	ldr	r2, [r3, #12]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	430a      	orrs	r2, r1
 8004898:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a99      	ldr	r2, [pc, #612]	; (8004b0c <UART_SetConfig+0x2c4>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d004      	beq.n	80048b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048b0:	4313      	orrs	r3, r2
 80048b2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048c4:	430a      	orrs	r2, r1
 80048c6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a90      	ldr	r2, [pc, #576]	; (8004b10 <UART_SetConfig+0x2c8>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d126      	bne.n	8004920 <UART_SetConfig+0xd8>
 80048d2:	4b90      	ldr	r3, [pc, #576]	; (8004b14 <UART_SetConfig+0x2cc>)
 80048d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048d8:	f003 0303 	and.w	r3, r3, #3
 80048dc:	2b03      	cmp	r3, #3
 80048de:	d81b      	bhi.n	8004918 <UART_SetConfig+0xd0>
 80048e0:	a201      	add	r2, pc, #4	; (adr r2, 80048e8 <UART_SetConfig+0xa0>)
 80048e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e6:	bf00      	nop
 80048e8:	080048f9 	.word	0x080048f9
 80048ec:	08004909 	.word	0x08004909
 80048f0:	08004901 	.word	0x08004901
 80048f4:	08004911 	.word	0x08004911
 80048f8:	2301      	movs	r3, #1
 80048fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048fe:	e116      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004900:	2302      	movs	r3, #2
 8004902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004906:	e112      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004908:	2304      	movs	r3, #4
 800490a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800490e:	e10e      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004910:	2308      	movs	r3, #8
 8004912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004916:	e10a      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004918:	2310      	movs	r3, #16
 800491a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800491e:	e106      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a7c      	ldr	r2, [pc, #496]	; (8004b18 <UART_SetConfig+0x2d0>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d138      	bne.n	800499c <UART_SetConfig+0x154>
 800492a:	4b7a      	ldr	r3, [pc, #488]	; (8004b14 <UART_SetConfig+0x2cc>)
 800492c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004930:	f003 030c 	and.w	r3, r3, #12
 8004934:	2b0c      	cmp	r3, #12
 8004936:	d82d      	bhi.n	8004994 <UART_SetConfig+0x14c>
 8004938:	a201      	add	r2, pc, #4	; (adr r2, 8004940 <UART_SetConfig+0xf8>)
 800493a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493e:	bf00      	nop
 8004940:	08004975 	.word	0x08004975
 8004944:	08004995 	.word	0x08004995
 8004948:	08004995 	.word	0x08004995
 800494c:	08004995 	.word	0x08004995
 8004950:	08004985 	.word	0x08004985
 8004954:	08004995 	.word	0x08004995
 8004958:	08004995 	.word	0x08004995
 800495c:	08004995 	.word	0x08004995
 8004960:	0800497d 	.word	0x0800497d
 8004964:	08004995 	.word	0x08004995
 8004968:	08004995 	.word	0x08004995
 800496c:	08004995 	.word	0x08004995
 8004970:	0800498d 	.word	0x0800498d
 8004974:	2300      	movs	r3, #0
 8004976:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800497a:	e0d8      	b.n	8004b2e <UART_SetConfig+0x2e6>
 800497c:	2302      	movs	r3, #2
 800497e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004982:	e0d4      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004984:	2304      	movs	r3, #4
 8004986:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800498a:	e0d0      	b.n	8004b2e <UART_SetConfig+0x2e6>
 800498c:	2308      	movs	r3, #8
 800498e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004992:	e0cc      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004994:	2310      	movs	r3, #16
 8004996:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800499a:	e0c8      	b.n	8004b2e <UART_SetConfig+0x2e6>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a5e      	ldr	r2, [pc, #376]	; (8004b1c <UART_SetConfig+0x2d4>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d125      	bne.n	80049f2 <UART_SetConfig+0x1aa>
 80049a6:	4b5b      	ldr	r3, [pc, #364]	; (8004b14 <UART_SetConfig+0x2cc>)
 80049a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ac:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80049b0:	2b30      	cmp	r3, #48	; 0x30
 80049b2:	d016      	beq.n	80049e2 <UART_SetConfig+0x19a>
 80049b4:	2b30      	cmp	r3, #48	; 0x30
 80049b6:	d818      	bhi.n	80049ea <UART_SetConfig+0x1a2>
 80049b8:	2b20      	cmp	r3, #32
 80049ba:	d00a      	beq.n	80049d2 <UART_SetConfig+0x18a>
 80049bc:	2b20      	cmp	r3, #32
 80049be:	d814      	bhi.n	80049ea <UART_SetConfig+0x1a2>
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d002      	beq.n	80049ca <UART_SetConfig+0x182>
 80049c4:	2b10      	cmp	r3, #16
 80049c6:	d008      	beq.n	80049da <UART_SetConfig+0x192>
 80049c8:	e00f      	b.n	80049ea <UART_SetConfig+0x1a2>
 80049ca:	2300      	movs	r3, #0
 80049cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049d0:	e0ad      	b.n	8004b2e <UART_SetConfig+0x2e6>
 80049d2:	2302      	movs	r3, #2
 80049d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049d8:	e0a9      	b.n	8004b2e <UART_SetConfig+0x2e6>
 80049da:	2304      	movs	r3, #4
 80049dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049e0:	e0a5      	b.n	8004b2e <UART_SetConfig+0x2e6>
 80049e2:	2308      	movs	r3, #8
 80049e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049e8:	e0a1      	b.n	8004b2e <UART_SetConfig+0x2e6>
 80049ea:	2310      	movs	r3, #16
 80049ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80049f0:	e09d      	b.n	8004b2e <UART_SetConfig+0x2e6>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a4a      	ldr	r2, [pc, #296]	; (8004b20 <UART_SetConfig+0x2d8>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d125      	bne.n	8004a48 <UART_SetConfig+0x200>
 80049fc:	4b45      	ldr	r3, [pc, #276]	; (8004b14 <UART_SetConfig+0x2cc>)
 80049fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a02:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004a06:	2bc0      	cmp	r3, #192	; 0xc0
 8004a08:	d016      	beq.n	8004a38 <UART_SetConfig+0x1f0>
 8004a0a:	2bc0      	cmp	r3, #192	; 0xc0
 8004a0c:	d818      	bhi.n	8004a40 <UART_SetConfig+0x1f8>
 8004a0e:	2b80      	cmp	r3, #128	; 0x80
 8004a10:	d00a      	beq.n	8004a28 <UART_SetConfig+0x1e0>
 8004a12:	2b80      	cmp	r3, #128	; 0x80
 8004a14:	d814      	bhi.n	8004a40 <UART_SetConfig+0x1f8>
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d002      	beq.n	8004a20 <UART_SetConfig+0x1d8>
 8004a1a:	2b40      	cmp	r3, #64	; 0x40
 8004a1c:	d008      	beq.n	8004a30 <UART_SetConfig+0x1e8>
 8004a1e:	e00f      	b.n	8004a40 <UART_SetConfig+0x1f8>
 8004a20:	2300      	movs	r3, #0
 8004a22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a26:	e082      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004a28:	2302      	movs	r3, #2
 8004a2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a2e:	e07e      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004a30:	2304      	movs	r3, #4
 8004a32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a36:	e07a      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004a38:	2308      	movs	r3, #8
 8004a3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a3e:	e076      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004a40:	2310      	movs	r3, #16
 8004a42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a46:	e072      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a35      	ldr	r2, [pc, #212]	; (8004b24 <UART_SetConfig+0x2dc>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d12a      	bne.n	8004aa8 <UART_SetConfig+0x260>
 8004a52:	4b30      	ldr	r3, [pc, #192]	; (8004b14 <UART_SetConfig+0x2cc>)
 8004a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a60:	d01a      	beq.n	8004a98 <UART_SetConfig+0x250>
 8004a62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a66:	d81b      	bhi.n	8004aa0 <UART_SetConfig+0x258>
 8004a68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a6c:	d00c      	beq.n	8004a88 <UART_SetConfig+0x240>
 8004a6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a72:	d815      	bhi.n	8004aa0 <UART_SetConfig+0x258>
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d003      	beq.n	8004a80 <UART_SetConfig+0x238>
 8004a78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a7c:	d008      	beq.n	8004a90 <UART_SetConfig+0x248>
 8004a7e:	e00f      	b.n	8004aa0 <UART_SetConfig+0x258>
 8004a80:	2300      	movs	r3, #0
 8004a82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a86:	e052      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004a88:	2302      	movs	r3, #2
 8004a8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a8e:	e04e      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004a90:	2304      	movs	r3, #4
 8004a92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a96:	e04a      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004a98:	2308      	movs	r3, #8
 8004a9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a9e:	e046      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004aa0:	2310      	movs	r3, #16
 8004aa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aa6:	e042      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a17      	ldr	r2, [pc, #92]	; (8004b0c <UART_SetConfig+0x2c4>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d13a      	bne.n	8004b28 <UART_SetConfig+0x2e0>
 8004ab2:	4b18      	ldr	r3, [pc, #96]	; (8004b14 <UART_SetConfig+0x2cc>)
 8004ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004abc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004ac0:	d01a      	beq.n	8004af8 <UART_SetConfig+0x2b0>
 8004ac2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004ac6:	d81b      	bhi.n	8004b00 <UART_SetConfig+0x2b8>
 8004ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004acc:	d00c      	beq.n	8004ae8 <UART_SetConfig+0x2a0>
 8004ace:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ad2:	d815      	bhi.n	8004b00 <UART_SetConfig+0x2b8>
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d003      	beq.n	8004ae0 <UART_SetConfig+0x298>
 8004ad8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004adc:	d008      	beq.n	8004af0 <UART_SetConfig+0x2a8>
 8004ade:	e00f      	b.n	8004b00 <UART_SetConfig+0x2b8>
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ae6:	e022      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004ae8:	2302      	movs	r3, #2
 8004aea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aee:	e01e      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004af0:	2304      	movs	r3, #4
 8004af2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004af6:	e01a      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004af8:	2308      	movs	r3, #8
 8004afa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004afe:	e016      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004b00:	2310      	movs	r3, #16
 8004b02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b06:	e012      	b.n	8004b2e <UART_SetConfig+0x2e6>
 8004b08:	efff69f3 	.word	0xefff69f3
 8004b0c:	40008000 	.word	0x40008000
 8004b10:	40013800 	.word	0x40013800
 8004b14:	40021000 	.word	0x40021000
 8004b18:	40004400 	.word	0x40004400
 8004b1c:	40004800 	.word	0x40004800
 8004b20:	40004c00 	.word	0x40004c00
 8004b24:	40005000 	.word	0x40005000
 8004b28:	2310      	movs	r3, #16
 8004b2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a9f      	ldr	r2, [pc, #636]	; (8004db0 <UART_SetConfig+0x568>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d17a      	bne.n	8004c2e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	d824      	bhi.n	8004b8a <UART_SetConfig+0x342>
 8004b40:	a201      	add	r2, pc, #4	; (adr r2, 8004b48 <UART_SetConfig+0x300>)
 8004b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b46:	bf00      	nop
 8004b48:	08004b6d 	.word	0x08004b6d
 8004b4c:	08004b8b 	.word	0x08004b8b
 8004b50:	08004b75 	.word	0x08004b75
 8004b54:	08004b8b 	.word	0x08004b8b
 8004b58:	08004b7b 	.word	0x08004b7b
 8004b5c:	08004b8b 	.word	0x08004b8b
 8004b60:	08004b8b 	.word	0x08004b8b
 8004b64:	08004b8b 	.word	0x08004b8b
 8004b68:	08004b83 	.word	0x08004b83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b6c:	f7fd fd0a 	bl	8002584 <HAL_RCC_GetPCLK1Freq>
 8004b70:	61f8      	str	r0, [r7, #28]
        break;
 8004b72:	e010      	b.n	8004b96 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b74:	4b8f      	ldr	r3, [pc, #572]	; (8004db4 <UART_SetConfig+0x56c>)
 8004b76:	61fb      	str	r3, [r7, #28]
        break;
 8004b78:	e00d      	b.n	8004b96 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b7a:	f7fd fc6b 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 8004b7e:	61f8      	str	r0, [r7, #28]
        break;
 8004b80:	e009      	b.n	8004b96 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b86:	61fb      	str	r3, [r7, #28]
        break;
 8004b88:	e005      	b.n	8004b96 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004b94:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 80fb 	beq.w	8004d94 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	685a      	ldr	r2, [r3, #4]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	005b      	lsls	r3, r3, #1
 8004ba6:	4413      	add	r3, r2
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d305      	bcc.n	8004bba <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004bb4:	69fa      	ldr	r2, [r7, #28]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d903      	bls.n	8004bc2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004bc0:	e0e8      	b.n	8004d94 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	461c      	mov	r4, r3
 8004bc8:	4615      	mov	r5, r2
 8004bca:	f04f 0200 	mov.w	r2, #0
 8004bce:	f04f 0300 	mov.w	r3, #0
 8004bd2:	022b      	lsls	r3, r5, #8
 8004bd4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004bd8:	0222      	lsls	r2, r4, #8
 8004bda:	68f9      	ldr	r1, [r7, #12]
 8004bdc:	6849      	ldr	r1, [r1, #4]
 8004bde:	0849      	lsrs	r1, r1, #1
 8004be0:	2000      	movs	r0, #0
 8004be2:	4688      	mov	r8, r1
 8004be4:	4681      	mov	r9, r0
 8004be6:	eb12 0a08 	adds.w	sl, r2, r8
 8004bea:	eb43 0b09 	adc.w	fp, r3, r9
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	603b      	str	r3, [r7, #0]
 8004bf6:	607a      	str	r2, [r7, #4]
 8004bf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bfc:	4650      	mov	r0, sl
 8004bfe:	4659      	mov	r1, fp
 8004c00:	f7fb fb4e 	bl	80002a0 <__aeabi_uldivmod>
 8004c04:	4602      	mov	r2, r0
 8004c06:	460b      	mov	r3, r1
 8004c08:	4613      	mov	r3, r2
 8004c0a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c12:	d308      	bcc.n	8004c26 <UART_SetConfig+0x3de>
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c1a:	d204      	bcs.n	8004c26 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	60da      	str	r2, [r3, #12]
 8004c24:	e0b6      	b.n	8004d94 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004c2c:	e0b2      	b.n	8004d94 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c36:	d15e      	bne.n	8004cf6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004c38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d828      	bhi.n	8004c92 <UART_SetConfig+0x44a>
 8004c40:	a201      	add	r2, pc, #4	; (adr r2, 8004c48 <UART_SetConfig+0x400>)
 8004c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c46:	bf00      	nop
 8004c48:	08004c6d 	.word	0x08004c6d
 8004c4c:	08004c75 	.word	0x08004c75
 8004c50:	08004c7d 	.word	0x08004c7d
 8004c54:	08004c93 	.word	0x08004c93
 8004c58:	08004c83 	.word	0x08004c83
 8004c5c:	08004c93 	.word	0x08004c93
 8004c60:	08004c93 	.word	0x08004c93
 8004c64:	08004c93 	.word	0x08004c93
 8004c68:	08004c8b 	.word	0x08004c8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c6c:	f7fd fc8a 	bl	8002584 <HAL_RCC_GetPCLK1Freq>
 8004c70:	61f8      	str	r0, [r7, #28]
        break;
 8004c72:	e014      	b.n	8004c9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c74:	f7fd fc9c 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 8004c78:	61f8      	str	r0, [r7, #28]
        break;
 8004c7a:	e010      	b.n	8004c9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c7c:	4b4d      	ldr	r3, [pc, #308]	; (8004db4 <UART_SetConfig+0x56c>)
 8004c7e:	61fb      	str	r3, [r7, #28]
        break;
 8004c80:	e00d      	b.n	8004c9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c82:	f7fd fbe7 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 8004c86:	61f8      	str	r0, [r7, #28]
        break;
 8004c88:	e009      	b.n	8004c9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c8e:	61fb      	str	r3, [r7, #28]
        break;
 8004c90:	e005      	b.n	8004c9e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004c92:	2300      	movs	r3, #0
 8004c94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004c9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d077      	beq.n	8004d94 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	005a      	lsls	r2, r3, #1
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	085b      	lsrs	r3, r3, #1
 8004cae:	441a      	add	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	2b0f      	cmp	r3, #15
 8004cbe:	d916      	bls.n	8004cee <UART_SetConfig+0x4a6>
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cc6:	d212      	bcs.n	8004cee <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	f023 030f 	bic.w	r3, r3, #15
 8004cd0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	085b      	lsrs	r3, r3, #1
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	f003 0307 	and.w	r3, r3, #7
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	8afb      	ldrh	r3, [r7, #22]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	8afa      	ldrh	r2, [r7, #22]
 8004cea:	60da      	str	r2, [r3, #12]
 8004cec:	e052      	b.n	8004d94 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004cf4:	e04e      	b.n	8004d94 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004cf6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004cfa:	2b08      	cmp	r3, #8
 8004cfc:	d827      	bhi.n	8004d4e <UART_SetConfig+0x506>
 8004cfe:	a201      	add	r2, pc, #4	; (adr r2, 8004d04 <UART_SetConfig+0x4bc>)
 8004d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d04:	08004d29 	.word	0x08004d29
 8004d08:	08004d31 	.word	0x08004d31
 8004d0c:	08004d39 	.word	0x08004d39
 8004d10:	08004d4f 	.word	0x08004d4f
 8004d14:	08004d3f 	.word	0x08004d3f
 8004d18:	08004d4f 	.word	0x08004d4f
 8004d1c:	08004d4f 	.word	0x08004d4f
 8004d20:	08004d4f 	.word	0x08004d4f
 8004d24:	08004d47 	.word	0x08004d47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d28:	f7fd fc2c 	bl	8002584 <HAL_RCC_GetPCLK1Freq>
 8004d2c:	61f8      	str	r0, [r7, #28]
        break;
 8004d2e:	e014      	b.n	8004d5a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d30:	f7fd fc3e 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 8004d34:	61f8      	str	r0, [r7, #28]
        break;
 8004d36:	e010      	b.n	8004d5a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d38:	4b1e      	ldr	r3, [pc, #120]	; (8004db4 <UART_SetConfig+0x56c>)
 8004d3a:	61fb      	str	r3, [r7, #28]
        break;
 8004d3c:	e00d      	b.n	8004d5a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d3e:	f7fd fb89 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 8004d42:	61f8      	str	r0, [r7, #28]
        break;
 8004d44:	e009      	b.n	8004d5a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d4a:	61fb      	str	r3, [r7, #28]
        break;
 8004d4c:	e005      	b.n	8004d5a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004d58:	bf00      	nop
    }

    if (pclk != 0U)
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d019      	beq.n	8004d94 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	085a      	lsrs	r2, r3, #1
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	441a      	add	r2, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d72:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	2b0f      	cmp	r3, #15
 8004d78:	d909      	bls.n	8004d8e <UART_SetConfig+0x546>
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d80:	d205      	bcs.n	8004d8e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	60da      	str	r2, [r3, #12]
 8004d8c:	e002      	b.n	8004d94 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004da0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3728      	adds	r7, #40	; 0x28
 8004da8:	46bd      	mov	sp, r7
 8004daa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dae:	bf00      	nop
 8004db0:	40008000 	.word	0x40008000
 8004db4:	00f42400 	.word	0x00f42400

08004db8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc4:	f003 0301 	and.w	r3, r3, #1
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00a      	beq.n	8004de2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00a      	beq.n	8004e04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	430a      	orrs	r2, r1
 8004e02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e08:	f003 0304 	and.w	r3, r3, #4
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00a      	beq.n	8004e26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	430a      	orrs	r2, r1
 8004e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2a:	f003 0308 	and.w	r3, r3, #8
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00a      	beq.n	8004e48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	430a      	orrs	r2, r1
 8004e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4c:	f003 0310 	and.w	r3, r3, #16
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00a      	beq.n	8004e6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6e:	f003 0320 	and.w	r3, r3, #32
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d00a      	beq.n	8004e8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d01a      	beq.n	8004ece <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004eb6:	d10a      	bne.n	8004ece <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00a      	beq.n	8004ef0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	430a      	orrs	r2, r1
 8004eee:	605a      	str	r2, [r3, #4]
  }
}
 8004ef0:	bf00      	nop
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f0c:	f7fc fa6a 	bl	80013e4 <HAL_GetTick>
 8004f10:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0308 	and.w	r3, r3, #8
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d10e      	bne.n	8004f3e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f24:	9300      	str	r3, [sp, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f82d 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e023      	b.n	8004f86 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0304 	and.w	r3, r3, #4
 8004f48:	2b04      	cmp	r3, #4
 8004f4a:	d10e      	bne.n	8004f6a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 f817 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e00d      	b.n	8004f86 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2220      	movs	r2, #32
 8004f6e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2220      	movs	r2, #32
 8004f74:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b09c      	sub	sp, #112	; 0x70
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	60f8      	str	r0, [r7, #12]
 8004f96:	60b9      	str	r1, [r7, #8]
 8004f98:	603b      	str	r3, [r7, #0]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f9e:	e0a5      	b.n	80050ec <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fa0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa6:	f000 80a1 	beq.w	80050ec <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004faa:	f7fc fa1b 	bl	80013e4 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d302      	bcc.n	8004fc0 <UART_WaitOnFlagUntilTimeout+0x32>
 8004fba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d13e      	bne.n	800503e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fc8:	e853 3f00 	ldrex	r3, [r3]
 8004fcc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004fce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fd0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004fd4:	667b      	str	r3, [r7, #100]	; 0x64
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	461a      	mov	r2, r3
 8004fdc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fde:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004fe0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004fe4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004fe6:	e841 2300 	strex	r3, r2, [r1]
 8004fea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004fec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1e6      	bne.n	8004fc0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	3308      	adds	r3, #8
 8004ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ffc:	e853 3f00 	ldrex	r3, [r3]
 8005000:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005004:	f023 0301 	bic.w	r3, r3, #1
 8005008:	663b      	str	r3, [r7, #96]	; 0x60
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	3308      	adds	r3, #8
 8005010:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005012:	64ba      	str	r2, [r7, #72]	; 0x48
 8005014:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005016:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005018:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800501a:	e841 2300 	strex	r3, r2, [r1]
 800501e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005020:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1e5      	bne.n	8004ff2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2220      	movs	r2, #32
 800502a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2220      	movs	r2, #32
 8005030:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e067      	b.n	800510e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d04f      	beq.n	80050ec <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005056:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800505a:	d147      	bne.n	80050ec <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005064:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800506e:	e853 3f00 	ldrex	r3, [r3]
 8005072:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005076:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800507a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	461a      	mov	r2, r3
 8005082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005084:	637b      	str	r3, [r7, #52]	; 0x34
 8005086:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005088:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800508a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800508c:	e841 2300 	strex	r3, r2, [r1]
 8005090:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1e6      	bne.n	8005066 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	3308      	adds	r3, #8
 800509e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	e853 3f00 	ldrex	r3, [r3]
 80050a6:	613b      	str	r3, [r7, #16]
   return(result);
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	f023 0301 	bic.w	r3, r3, #1
 80050ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3308      	adds	r3, #8
 80050b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80050b8:	623a      	str	r2, [r7, #32]
 80050ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050bc:	69f9      	ldr	r1, [r7, #28]
 80050be:	6a3a      	ldr	r2, [r7, #32]
 80050c0:	e841 2300 	strex	r3, r2, [r1]
 80050c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d1e5      	bne.n	8005098 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2220      	movs	r2, #32
 80050d0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2220      	movs	r2, #32
 80050d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2220      	movs	r2, #32
 80050dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e010      	b.n	800510e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	69da      	ldr	r2, [r3, #28]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	4013      	ands	r3, r2
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	bf0c      	ite	eq
 80050fc:	2301      	moveq	r3, #1
 80050fe:	2300      	movne	r3, #0
 8005100:	b2db      	uxtb	r3, r3
 8005102:	461a      	mov	r2, r3
 8005104:	79fb      	ldrb	r3, [r7, #7]
 8005106:	429a      	cmp	r2, r3
 8005108:	f43f af4a 	beq.w	8004fa0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3770      	adds	r7, #112	; 0x70
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
	...

08005118 <__errno>:
 8005118:	4b01      	ldr	r3, [pc, #4]	; (8005120 <__errno+0x8>)
 800511a:	6818      	ldr	r0, [r3, #0]
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	2000000c 	.word	0x2000000c

08005124 <__libc_init_array>:
 8005124:	b570      	push	{r4, r5, r6, lr}
 8005126:	4d0d      	ldr	r5, [pc, #52]	; (800515c <__libc_init_array+0x38>)
 8005128:	4c0d      	ldr	r4, [pc, #52]	; (8005160 <__libc_init_array+0x3c>)
 800512a:	1b64      	subs	r4, r4, r5
 800512c:	10a4      	asrs	r4, r4, #2
 800512e:	2600      	movs	r6, #0
 8005130:	42a6      	cmp	r6, r4
 8005132:	d109      	bne.n	8005148 <__libc_init_array+0x24>
 8005134:	4d0b      	ldr	r5, [pc, #44]	; (8005164 <__libc_init_array+0x40>)
 8005136:	4c0c      	ldr	r4, [pc, #48]	; (8005168 <__libc_init_array+0x44>)
 8005138:	f001 fa20 	bl	800657c <_init>
 800513c:	1b64      	subs	r4, r4, r5
 800513e:	10a4      	asrs	r4, r4, #2
 8005140:	2600      	movs	r6, #0
 8005142:	42a6      	cmp	r6, r4
 8005144:	d105      	bne.n	8005152 <__libc_init_array+0x2e>
 8005146:	bd70      	pop	{r4, r5, r6, pc}
 8005148:	f855 3b04 	ldr.w	r3, [r5], #4
 800514c:	4798      	blx	r3
 800514e:	3601      	adds	r6, #1
 8005150:	e7ee      	b.n	8005130 <__libc_init_array+0xc>
 8005152:	f855 3b04 	ldr.w	r3, [r5], #4
 8005156:	4798      	blx	r3
 8005158:	3601      	adds	r6, #1
 800515a:	e7f2      	b.n	8005142 <__libc_init_array+0x1e>
 800515c:	080067b8 	.word	0x080067b8
 8005160:	080067b8 	.word	0x080067b8
 8005164:	080067b8 	.word	0x080067b8
 8005168:	080067bc 	.word	0x080067bc

0800516c <memset>:
 800516c:	4402      	add	r2, r0
 800516e:	4603      	mov	r3, r0
 8005170:	4293      	cmp	r3, r2
 8005172:	d100      	bne.n	8005176 <memset+0xa>
 8005174:	4770      	bx	lr
 8005176:	f803 1b01 	strb.w	r1, [r3], #1
 800517a:	e7f9      	b.n	8005170 <memset+0x4>

0800517c <_puts_r>:
 800517c:	b570      	push	{r4, r5, r6, lr}
 800517e:	460e      	mov	r6, r1
 8005180:	4605      	mov	r5, r0
 8005182:	b118      	cbz	r0, 800518c <_puts_r+0x10>
 8005184:	6983      	ldr	r3, [r0, #24]
 8005186:	b90b      	cbnz	r3, 800518c <_puts_r+0x10>
 8005188:	f000 fadc 	bl	8005744 <__sinit>
 800518c:	69ab      	ldr	r3, [r5, #24]
 800518e:	68ac      	ldr	r4, [r5, #8]
 8005190:	b913      	cbnz	r3, 8005198 <_puts_r+0x1c>
 8005192:	4628      	mov	r0, r5
 8005194:	f000 fad6 	bl	8005744 <__sinit>
 8005198:	4b2c      	ldr	r3, [pc, #176]	; (800524c <_puts_r+0xd0>)
 800519a:	429c      	cmp	r4, r3
 800519c:	d120      	bne.n	80051e0 <_puts_r+0x64>
 800519e:	686c      	ldr	r4, [r5, #4]
 80051a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051a2:	07db      	lsls	r3, r3, #31
 80051a4:	d405      	bmi.n	80051b2 <_puts_r+0x36>
 80051a6:	89a3      	ldrh	r3, [r4, #12]
 80051a8:	0598      	lsls	r0, r3, #22
 80051aa:	d402      	bmi.n	80051b2 <_puts_r+0x36>
 80051ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051ae:	f000 fb67 	bl	8005880 <__retarget_lock_acquire_recursive>
 80051b2:	89a3      	ldrh	r3, [r4, #12]
 80051b4:	0719      	lsls	r1, r3, #28
 80051b6:	d51d      	bpl.n	80051f4 <_puts_r+0x78>
 80051b8:	6923      	ldr	r3, [r4, #16]
 80051ba:	b1db      	cbz	r3, 80051f4 <_puts_r+0x78>
 80051bc:	3e01      	subs	r6, #1
 80051be:	68a3      	ldr	r3, [r4, #8]
 80051c0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80051c4:	3b01      	subs	r3, #1
 80051c6:	60a3      	str	r3, [r4, #8]
 80051c8:	bb39      	cbnz	r1, 800521a <_puts_r+0x9e>
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	da38      	bge.n	8005240 <_puts_r+0xc4>
 80051ce:	4622      	mov	r2, r4
 80051d0:	210a      	movs	r1, #10
 80051d2:	4628      	mov	r0, r5
 80051d4:	f000 f8ba 	bl	800534c <__swbuf_r>
 80051d8:	3001      	adds	r0, #1
 80051da:	d011      	beq.n	8005200 <_puts_r+0x84>
 80051dc:	250a      	movs	r5, #10
 80051de:	e011      	b.n	8005204 <_puts_r+0x88>
 80051e0:	4b1b      	ldr	r3, [pc, #108]	; (8005250 <_puts_r+0xd4>)
 80051e2:	429c      	cmp	r4, r3
 80051e4:	d101      	bne.n	80051ea <_puts_r+0x6e>
 80051e6:	68ac      	ldr	r4, [r5, #8]
 80051e8:	e7da      	b.n	80051a0 <_puts_r+0x24>
 80051ea:	4b1a      	ldr	r3, [pc, #104]	; (8005254 <_puts_r+0xd8>)
 80051ec:	429c      	cmp	r4, r3
 80051ee:	bf08      	it	eq
 80051f0:	68ec      	ldreq	r4, [r5, #12]
 80051f2:	e7d5      	b.n	80051a0 <_puts_r+0x24>
 80051f4:	4621      	mov	r1, r4
 80051f6:	4628      	mov	r0, r5
 80051f8:	f000 f90c 	bl	8005414 <__swsetup_r>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	d0dd      	beq.n	80051bc <_puts_r+0x40>
 8005200:	f04f 35ff 	mov.w	r5, #4294967295
 8005204:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005206:	07da      	lsls	r2, r3, #31
 8005208:	d405      	bmi.n	8005216 <_puts_r+0x9a>
 800520a:	89a3      	ldrh	r3, [r4, #12]
 800520c:	059b      	lsls	r3, r3, #22
 800520e:	d402      	bmi.n	8005216 <_puts_r+0x9a>
 8005210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005212:	f000 fb36 	bl	8005882 <__retarget_lock_release_recursive>
 8005216:	4628      	mov	r0, r5
 8005218:	bd70      	pop	{r4, r5, r6, pc}
 800521a:	2b00      	cmp	r3, #0
 800521c:	da04      	bge.n	8005228 <_puts_r+0xac>
 800521e:	69a2      	ldr	r2, [r4, #24]
 8005220:	429a      	cmp	r2, r3
 8005222:	dc06      	bgt.n	8005232 <_puts_r+0xb6>
 8005224:	290a      	cmp	r1, #10
 8005226:	d004      	beq.n	8005232 <_puts_r+0xb6>
 8005228:	6823      	ldr	r3, [r4, #0]
 800522a:	1c5a      	adds	r2, r3, #1
 800522c:	6022      	str	r2, [r4, #0]
 800522e:	7019      	strb	r1, [r3, #0]
 8005230:	e7c5      	b.n	80051be <_puts_r+0x42>
 8005232:	4622      	mov	r2, r4
 8005234:	4628      	mov	r0, r5
 8005236:	f000 f889 	bl	800534c <__swbuf_r>
 800523a:	3001      	adds	r0, #1
 800523c:	d1bf      	bne.n	80051be <_puts_r+0x42>
 800523e:	e7df      	b.n	8005200 <_puts_r+0x84>
 8005240:	6823      	ldr	r3, [r4, #0]
 8005242:	250a      	movs	r5, #10
 8005244:	1c5a      	adds	r2, r3, #1
 8005246:	6022      	str	r2, [r4, #0]
 8005248:	701d      	strb	r5, [r3, #0]
 800524a:	e7db      	b.n	8005204 <_puts_r+0x88>
 800524c:	08006650 	.word	0x08006650
 8005250:	08006670 	.word	0x08006670
 8005254:	08006630 	.word	0x08006630

08005258 <puts>:
 8005258:	4b02      	ldr	r3, [pc, #8]	; (8005264 <puts+0xc>)
 800525a:	4601      	mov	r1, r0
 800525c:	6818      	ldr	r0, [r3, #0]
 800525e:	f7ff bf8d 	b.w	800517c <_puts_r>
 8005262:	bf00      	nop
 8005264:	2000000c 	.word	0x2000000c

08005268 <siscanf>:
 8005268:	b40e      	push	{r1, r2, r3}
 800526a:	b510      	push	{r4, lr}
 800526c:	b09f      	sub	sp, #124	; 0x7c
 800526e:	ac21      	add	r4, sp, #132	; 0x84
 8005270:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005274:	f854 2b04 	ldr.w	r2, [r4], #4
 8005278:	9201      	str	r2, [sp, #4]
 800527a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800527e:	9004      	str	r0, [sp, #16]
 8005280:	9008      	str	r0, [sp, #32]
 8005282:	f7fa ffaf 	bl	80001e4 <strlen>
 8005286:	4b0c      	ldr	r3, [pc, #48]	; (80052b8 <siscanf+0x50>)
 8005288:	9005      	str	r0, [sp, #20]
 800528a:	9009      	str	r0, [sp, #36]	; 0x24
 800528c:	930d      	str	r3, [sp, #52]	; 0x34
 800528e:	480b      	ldr	r0, [pc, #44]	; (80052bc <siscanf+0x54>)
 8005290:	9a01      	ldr	r2, [sp, #4]
 8005292:	6800      	ldr	r0, [r0, #0]
 8005294:	9403      	str	r4, [sp, #12]
 8005296:	2300      	movs	r3, #0
 8005298:	9311      	str	r3, [sp, #68]	; 0x44
 800529a:	9316      	str	r3, [sp, #88]	; 0x58
 800529c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80052a0:	f8ad 301e 	strh.w	r3, [sp, #30]
 80052a4:	a904      	add	r1, sp, #16
 80052a6:	4623      	mov	r3, r4
 80052a8:	f000 fc9e 	bl	8005be8 <__ssvfiscanf_r>
 80052ac:	b01f      	add	sp, #124	; 0x7c
 80052ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052b2:	b003      	add	sp, #12
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	080052e3 	.word	0x080052e3
 80052bc:	2000000c 	.word	0x2000000c

080052c0 <__sread>:
 80052c0:	b510      	push	{r4, lr}
 80052c2:	460c      	mov	r4, r1
 80052c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c8:	f000 ff58 	bl	800617c <_read_r>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	bfab      	itete	ge
 80052d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80052d2:	89a3      	ldrhlt	r3, [r4, #12]
 80052d4:	181b      	addge	r3, r3, r0
 80052d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052da:	bfac      	ite	ge
 80052dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80052de:	81a3      	strhlt	r3, [r4, #12]
 80052e0:	bd10      	pop	{r4, pc}

080052e2 <__seofread>:
 80052e2:	2000      	movs	r0, #0
 80052e4:	4770      	bx	lr

080052e6 <__swrite>:
 80052e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052ea:	461f      	mov	r7, r3
 80052ec:	898b      	ldrh	r3, [r1, #12]
 80052ee:	05db      	lsls	r3, r3, #23
 80052f0:	4605      	mov	r5, r0
 80052f2:	460c      	mov	r4, r1
 80052f4:	4616      	mov	r6, r2
 80052f6:	d505      	bpl.n	8005304 <__swrite+0x1e>
 80052f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052fc:	2302      	movs	r3, #2
 80052fe:	2200      	movs	r2, #0
 8005300:	f000 fac0 	bl	8005884 <_lseek_r>
 8005304:	89a3      	ldrh	r3, [r4, #12]
 8005306:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800530a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800530e:	81a3      	strh	r3, [r4, #12]
 8005310:	4632      	mov	r2, r6
 8005312:	463b      	mov	r3, r7
 8005314:	4628      	mov	r0, r5
 8005316:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800531a:	f000 b869 	b.w	80053f0 <_write_r>

0800531e <__sseek>:
 800531e:	b510      	push	{r4, lr}
 8005320:	460c      	mov	r4, r1
 8005322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005326:	f000 faad 	bl	8005884 <_lseek_r>
 800532a:	1c43      	adds	r3, r0, #1
 800532c:	89a3      	ldrh	r3, [r4, #12]
 800532e:	bf15      	itete	ne
 8005330:	6560      	strne	r0, [r4, #84]	; 0x54
 8005332:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005336:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800533a:	81a3      	strheq	r3, [r4, #12]
 800533c:	bf18      	it	ne
 800533e:	81a3      	strhne	r3, [r4, #12]
 8005340:	bd10      	pop	{r4, pc}

08005342 <__sclose>:
 8005342:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005346:	f000 b8d3 	b.w	80054f0 <_close_r>
	...

0800534c <__swbuf_r>:
 800534c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800534e:	460e      	mov	r6, r1
 8005350:	4614      	mov	r4, r2
 8005352:	4605      	mov	r5, r0
 8005354:	b118      	cbz	r0, 800535e <__swbuf_r+0x12>
 8005356:	6983      	ldr	r3, [r0, #24]
 8005358:	b90b      	cbnz	r3, 800535e <__swbuf_r+0x12>
 800535a:	f000 f9f3 	bl	8005744 <__sinit>
 800535e:	4b21      	ldr	r3, [pc, #132]	; (80053e4 <__swbuf_r+0x98>)
 8005360:	429c      	cmp	r4, r3
 8005362:	d12b      	bne.n	80053bc <__swbuf_r+0x70>
 8005364:	686c      	ldr	r4, [r5, #4]
 8005366:	69a3      	ldr	r3, [r4, #24]
 8005368:	60a3      	str	r3, [r4, #8]
 800536a:	89a3      	ldrh	r3, [r4, #12]
 800536c:	071a      	lsls	r2, r3, #28
 800536e:	d52f      	bpl.n	80053d0 <__swbuf_r+0x84>
 8005370:	6923      	ldr	r3, [r4, #16]
 8005372:	b36b      	cbz	r3, 80053d0 <__swbuf_r+0x84>
 8005374:	6923      	ldr	r3, [r4, #16]
 8005376:	6820      	ldr	r0, [r4, #0]
 8005378:	1ac0      	subs	r0, r0, r3
 800537a:	6963      	ldr	r3, [r4, #20]
 800537c:	b2f6      	uxtb	r6, r6
 800537e:	4283      	cmp	r3, r0
 8005380:	4637      	mov	r7, r6
 8005382:	dc04      	bgt.n	800538e <__swbuf_r+0x42>
 8005384:	4621      	mov	r1, r4
 8005386:	4628      	mov	r0, r5
 8005388:	f000 f948 	bl	800561c <_fflush_r>
 800538c:	bb30      	cbnz	r0, 80053dc <__swbuf_r+0x90>
 800538e:	68a3      	ldr	r3, [r4, #8]
 8005390:	3b01      	subs	r3, #1
 8005392:	60a3      	str	r3, [r4, #8]
 8005394:	6823      	ldr	r3, [r4, #0]
 8005396:	1c5a      	adds	r2, r3, #1
 8005398:	6022      	str	r2, [r4, #0]
 800539a:	701e      	strb	r6, [r3, #0]
 800539c:	6963      	ldr	r3, [r4, #20]
 800539e:	3001      	adds	r0, #1
 80053a0:	4283      	cmp	r3, r0
 80053a2:	d004      	beq.n	80053ae <__swbuf_r+0x62>
 80053a4:	89a3      	ldrh	r3, [r4, #12]
 80053a6:	07db      	lsls	r3, r3, #31
 80053a8:	d506      	bpl.n	80053b8 <__swbuf_r+0x6c>
 80053aa:	2e0a      	cmp	r6, #10
 80053ac:	d104      	bne.n	80053b8 <__swbuf_r+0x6c>
 80053ae:	4621      	mov	r1, r4
 80053b0:	4628      	mov	r0, r5
 80053b2:	f000 f933 	bl	800561c <_fflush_r>
 80053b6:	b988      	cbnz	r0, 80053dc <__swbuf_r+0x90>
 80053b8:	4638      	mov	r0, r7
 80053ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053bc:	4b0a      	ldr	r3, [pc, #40]	; (80053e8 <__swbuf_r+0x9c>)
 80053be:	429c      	cmp	r4, r3
 80053c0:	d101      	bne.n	80053c6 <__swbuf_r+0x7a>
 80053c2:	68ac      	ldr	r4, [r5, #8]
 80053c4:	e7cf      	b.n	8005366 <__swbuf_r+0x1a>
 80053c6:	4b09      	ldr	r3, [pc, #36]	; (80053ec <__swbuf_r+0xa0>)
 80053c8:	429c      	cmp	r4, r3
 80053ca:	bf08      	it	eq
 80053cc:	68ec      	ldreq	r4, [r5, #12]
 80053ce:	e7ca      	b.n	8005366 <__swbuf_r+0x1a>
 80053d0:	4621      	mov	r1, r4
 80053d2:	4628      	mov	r0, r5
 80053d4:	f000 f81e 	bl	8005414 <__swsetup_r>
 80053d8:	2800      	cmp	r0, #0
 80053da:	d0cb      	beq.n	8005374 <__swbuf_r+0x28>
 80053dc:	f04f 37ff 	mov.w	r7, #4294967295
 80053e0:	e7ea      	b.n	80053b8 <__swbuf_r+0x6c>
 80053e2:	bf00      	nop
 80053e4:	08006650 	.word	0x08006650
 80053e8:	08006670 	.word	0x08006670
 80053ec:	08006630 	.word	0x08006630

080053f0 <_write_r>:
 80053f0:	b538      	push	{r3, r4, r5, lr}
 80053f2:	4d07      	ldr	r5, [pc, #28]	; (8005410 <_write_r+0x20>)
 80053f4:	4604      	mov	r4, r0
 80053f6:	4608      	mov	r0, r1
 80053f8:	4611      	mov	r1, r2
 80053fa:	2200      	movs	r2, #0
 80053fc:	602a      	str	r2, [r5, #0]
 80053fe:	461a      	mov	r2, r3
 8005400:	f7fb fbea 	bl	8000bd8 <_write>
 8005404:	1c43      	adds	r3, r0, #1
 8005406:	d102      	bne.n	800540e <_write_r+0x1e>
 8005408:	682b      	ldr	r3, [r5, #0]
 800540a:	b103      	cbz	r3, 800540e <_write_r+0x1e>
 800540c:	6023      	str	r3, [r4, #0]
 800540e:	bd38      	pop	{r3, r4, r5, pc}
 8005410:	200002c0 	.word	0x200002c0

08005414 <__swsetup_r>:
 8005414:	4b32      	ldr	r3, [pc, #200]	; (80054e0 <__swsetup_r+0xcc>)
 8005416:	b570      	push	{r4, r5, r6, lr}
 8005418:	681d      	ldr	r5, [r3, #0]
 800541a:	4606      	mov	r6, r0
 800541c:	460c      	mov	r4, r1
 800541e:	b125      	cbz	r5, 800542a <__swsetup_r+0x16>
 8005420:	69ab      	ldr	r3, [r5, #24]
 8005422:	b913      	cbnz	r3, 800542a <__swsetup_r+0x16>
 8005424:	4628      	mov	r0, r5
 8005426:	f000 f98d 	bl	8005744 <__sinit>
 800542a:	4b2e      	ldr	r3, [pc, #184]	; (80054e4 <__swsetup_r+0xd0>)
 800542c:	429c      	cmp	r4, r3
 800542e:	d10f      	bne.n	8005450 <__swsetup_r+0x3c>
 8005430:	686c      	ldr	r4, [r5, #4]
 8005432:	89a3      	ldrh	r3, [r4, #12]
 8005434:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005438:	0719      	lsls	r1, r3, #28
 800543a:	d42c      	bmi.n	8005496 <__swsetup_r+0x82>
 800543c:	06dd      	lsls	r5, r3, #27
 800543e:	d411      	bmi.n	8005464 <__swsetup_r+0x50>
 8005440:	2309      	movs	r3, #9
 8005442:	6033      	str	r3, [r6, #0]
 8005444:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005448:	81a3      	strh	r3, [r4, #12]
 800544a:	f04f 30ff 	mov.w	r0, #4294967295
 800544e:	e03e      	b.n	80054ce <__swsetup_r+0xba>
 8005450:	4b25      	ldr	r3, [pc, #148]	; (80054e8 <__swsetup_r+0xd4>)
 8005452:	429c      	cmp	r4, r3
 8005454:	d101      	bne.n	800545a <__swsetup_r+0x46>
 8005456:	68ac      	ldr	r4, [r5, #8]
 8005458:	e7eb      	b.n	8005432 <__swsetup_r+0x1e>
 800545a:	4b24      	ldr	r3, [pc, #144]	; (80054ec <__swsetup_r+0xd8>)
 800545c:	429c      	cmp	r4, r3
 800545e:	bf08      	it	eq
 8005460:	68ec      	ldreq	r4, [r5, #12]
 8005462:	e7e6      	b.n	8005432 <__swsetup_r+0x1e>
 8005464:	0758      	lsls	r0, r3, #29
 8005466:	d512      	bpl.n	800548e <__swsetup_r+0x7a>
 8005468:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800546a:	b141      	cbz	r1, 800547e <__swsetup_r+0x6a>
 800546c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005470:	4299      	cmp	r1, r3
 8005472:	d002      	beq.n	800547a <__swsetup_r+0x66>
 8005474:	4630      	mov	r0, r6
 8005476:	f000 fa7d 	bl	8005974 <_free_r>
 800547a:	2300      	movs	r3, #0
 800547c:	6363      	str	r3, [r4, #52]	; 0x34
 800547e:	89a3      	ldrh	r3, [r4, #12]
 8005480:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005484:	81a3      	strh	r3, [r4, #12]
 8005486:	2300      	movs	r3, #0
 8005488:	6063      	str	r3, [r4, #4]
 800548a:	6923      	ldr	r3, [r4, #16]
 800548c:	6023      	str	r3, [r4, #0]
 800548e:	89a3      	ldrh	r3, [r4, #12]
 8005490:	f043 0308 	orr.w	r3, r3, #8
 8005494:	81a3      	strh	r3, [r4, #12]
 8005496:	6923      	ldr	r3, [r4, #16]
 8005498:	b94b      	cbnz	r3, 80054ae <__swsetup_r+0x9a>
 800549a:	89a3      	ldrh	r3, [r4, #12]
 800549c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80054a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054a4:	d003      	beq.n	80054ae <__swsetup_r+0x9a>
 80054a6:	4621      	mov	r1, r4
 80054a8:	4630      	mov	r0, r6
 80054aa:	f000 fa23 	bl	80058f4 <__smakebuf_r>
 80054ae:	89a0      	ldrh	r0, [r4, #12]
 80054b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80054b4:	f010 0301 	ands.w	r3, r0, #1
 80054b8:	d00a      	beq.n	80054d0 <__swsetup_r+0xbc>
 80054ba:	2300      	movs	r3, #0
 80054bc:	60a3      	str	r3, [r4, #8]
 80054be:	6963      	ldr	r3, [r4, #20]
 80054c0:	425b      	negs	r3, r3
 80054c2:	61a3      	str	r3, [r4, #24]
 80054c4:	6923      	ldr	r3, [r4, #16]
 80054c6:	b943      	cbnz	r3, 80054da <__swsetup_r+0xc6>
 80054c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80054cc:	d1ba      	bne.n	8005444 <__swsetup_r+0x30>
 80054ce:	bd70      	pop	{r4, r5, r6, pc}
 80054d0:	0781      	lsls	r1, r0, #30
 80054d2:	bf58      	it	pl
 80054d4:	6963      	ldrpl	r3, [r4, #20]
 80054d6:	60a3      	str	r3, [r4, #8]
 80054d8:	e7f4      	b.n	80054c4 <__swsetup_r+0xb0>
 80054da:	2000      	movs	r0, #0
 80054dc:	e7f7      	b.n	80054ce <__swsetup_r+0xba>
 80054de:	bf00      	nop
 80054e0:	2000000c 	.word	0x2000000c
 80054e4:	08006650 	.word	0x08006650
 80054e8:	08006670 	.word	0x08006670
 80054ec:	08006630 	.word	0x08006630

080054f0 <_close_r>:
 80054f0:	b538      	push	{r3, r4, r5, lr}
 80054f2:	4d06      	ldr	r5, [pc, #24]	; (800550c <_close_r+0x1c>)
 80054f4:	2300      	movs	r3, #0
 80054f6:	4604      	mov	r4, r0
 80054f8:	4608      	mov	r0, r1
 80054fa:	602b      	str	r3, [r5, #0]
 80054fc:	f7fb fe5b 	bl	80011b6 <_close>
 8005500:	1c43      	adds	r3, r0, #1
 8005502:	d102      	bne.n	800550a <_close_r+0x1a>
 8005504:	682b      	ldr	r3, [r5, #0]
 8005506:	b103      	cbz	r3, 800550a <_close_r+0x1a>
 8005508:	6023      	str	r3, [r4, #0]
 800550a:	bd38      	pop	{r3, r4, r5, pc}
 800550c:	200002c0 	.word	0x200002c0

08005510 <__sflush_r>:
 8005510:	898a      	ldrh	r2, [r1, #12]
 8005512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005516:	4605      	mov	r5, r0
 8005518:	0710      	lsls	r0, r2, #28
 800551a:	460c      	mov	r4, r1
 800551c:	d458      	bmi.n	80055d0 <__sflush_r+0xc0>
 800551e:	684b      	ldr	r3, [r1, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	dc05      	bgt.n	8005530 <__sflush_r+0x20>
 8005524:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005526:	2b00      	cmp	r3, #0
 8005528:	dc02      	bgt.n	8005530 <__sflush_r+0x20>
 800552a:	2000      	movs	r0, #0
 800552c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005530:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005532:	2e00      	cmp	r6, #0
 8005534:	d0f9      	beq.n	800552a <__sflush_r+0x1a>
 8005536:	2300      	movs	r3, #0
 8005538:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800553c:	682f      	ldr	r7, [r5, #0]
 800553e:	602b      	str	r3, [r5, #0]
 8005540:	d032      	beq.n	80055a8 <__sflush_r+0x98>
 8005542:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005544:	89a3      	ldrh	r3, [r4, #12]
 8005546:	075a      	lsls	r2, r3, #29
 8005548:	d505      	bpl.n	8005556 <__sflush_r+0x46>
 800554a:	6863      	ldr	r3, [r4, #4]
 800554c:	1ac0      	subs	r0, r0, r3
 800554e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005550:	b10b      	cbz	r3, 8005556 <__sflush_r+0x46>
 8005552:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005554:	1ac0      	subs	r0, r0, r3
 8005556:	2300      	movs	r3, #0
 8005558:	4602      	mov	r2, r0
 800555a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800555c:	6a21      	ldr	r1, [r4, #32]
 800555e:	4628      	mov	r0, r5
 8005560:	47b0      	blx	r6
 8005562:	1c43      	adds	r3, r0, #1
 8005564:	89a3      	ldrh	r3, [r4, #12]
 8005566:	d106      	bne.n	8005576 <__sflush_r+0x66>
 8005568:	6829      	ldr	r1, [r5, #0]
 800556a:	291d      	cmp	r1, #29
 800556c:	d82c      	bhi.n	80055c8 <__sflush_r+0xb8>
 800556e:	4a2a      	ldr	r2, [pc, #168]	; (8005618 <__sflush_r+0x108>)
 8005570:	40ca      	lsrs	r2, r1
 8005572:	07d6      	lsls	r6, r2, #31
 8005574:	d528      	bpl.n	80055c8 <__sflush_r+0xb8>
 8005576:	2200      	movs	r2, #0
 8005578:	6062      	str	r2, [r4, #4]
 800557a:	04d9      	lsls	r1, r3, #19
 800557c:	6922      	ldr	r2, [r4, #16]
 800557e:	6022      	str	r2, [r4, #0]
 8005580:	d504      	bpl.n	800558c <__sflush_r+0x7c>
 8005582:	1c42      	adds	r2, r0, #1
 8005584:	d101      	bne.n	800558a <__sflush_r+0x7a>
 8005586:	682b      	ldr	r3, [r5, #0]
 8005588:	b903      	cbnz	r3, 800558c <__sflush_r+0x7c>
 800558a:	6560      	str	r0, [r4, #84]	; 0x54
 800558c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800558e:	602f      	str	r7, [r5, #0]
 8005590:	2900      	cmp	r1, #0
 8005592:	d0ca      	beq.n	800552a <__sflush_r+0x1a>
 8005594:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005598:	4299      	cmp	r1, r3
 800559a:	d002      	beq.n	80055a2 <__sflush_r+0x92>
 800559c:	4628      	mov	r0, r5
 800559e:	f000 f9e9 	bl	8005974 <_free_r>
 80055a2:	2000      	movs	r0, #0
 80055a4:	6360      	str	r0, [r4, #52]	; 0x34
 80055a6:	e7c1      	b.n	800552c <__sflush_r+0x1c>
 80055a8:	6a21      	ldr	r1, [r4, #32]
 80055aa:	2301      	movs	r3, #1
 80055ac:	4628      	mov	r0, r5
 80055ae:	47b0      	blx	r6
 80055b0:	1c41      	adds	r1, r0, #1
 80055b2:	d1c7      	bne.n	8005544 <__sflush_r+0x34>
 80055b4:	682b      	ldr	r3, [r5, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d0c4      	beq.n	8005544 <__sflush_r+0x34>
 80055ba:	2b1d      	cmp	r3, #29
 80055bc:	d001      	beq.n	80055c2 <__sflush_r+0xb2>
 80055be:	2b16      	cmp	r3, #22
 80055c0:	d101      	bne.n	80055c6 <__sflush_r+0xb6>
 80055c2:	602f      	str	r7, [r5, #0]
 80055c4:	e7b1      	b.n	800552a <__sflush_r+0x1a>
 80055c6:	89a3      	ldrh	r3, [r4, #12]
 80055c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055cc:	81a3      	strh	r3, [r4, #12]
 80055ce:	e7ad      	b.n	800552c <__sflush_r+0x1c>
 80055d0:	690f      	ldr	r7, [r1, #16]
 80055d2:	2f00      	cmp	r7, #0
 80055d4:	d0a9      	beq.n	800552a <__sflush_r+0x1a>
 80055d6:	0793      	lsls	r3, r2, #30
 80055d8:	680e      	ldr	r6, [r1, #0]
 80055da:	bf08      	it	eq
 80055dc:	694b      	ldreq	r3, [r1, #20]
 80055de:	600f      	str	r7, [r1, #0]
 80055e0:	bf18      	it	ne
 80055e2:	2300      	movne	r3, #0
 80055e4:	eba6 0807 	sub.w	r8, r6, r7
 80055e8:	608b      	str	r3, [r1, #8]
 80055ea:	f1b8 0f00 	cmp.w	r8, #0
 80055ee:	dd9c      	ble.n	800552a <__sflush_r+0x1a>
 80055f0:	6a21      	ldr	r1, [r4, #32]
 80055f2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80055f4:	4643      	mov	r3, r8
 80055f6:	463a      	mov	r2, r7
 80055f8:	4628      	mov	r0, r5
 80055fa:	47b0      	blx	r6
 80055fc:	2800      	cmp	r0, #0
 80055fe:	dc06      	bgt.n	800560e <__sflush_r+0xfe>
 8005600:	89a3      	ldrh	r3, [r4, #12]
 8005602:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005606:	81a3      	strh	r3, [r4, #12]
 8005608:	f04f 30ff 	mov.w	r0, #4294967295
 800560c:	e78e      	b.n	800552c <__sflush_r+0x1c>
 800560e:	4407      	add	r7, r0
 8005610:	eba8 0800 	sub.w	r8, r8, r0
 8005614:	e7e9      	b.n	80055ea <__sflush_r+0xda>
 8005616:	bf00      	nop
 8005618:	20400001 	.word	0x20400001

0800561c <_fflush_r>:
 800561c:	b538      	push	{r3, r4, r5, lr}
 800561e:	690b      	ldr	r3, [r1, #16]
 8005620:	4605      	mov	r5, r0
 8005622:	460c      	mov	r4, r1
 8005624:	b913      	cbnz	r3, 800562c <_fflush_r+0x10>
 8005626:	2500      	movs	r5, #0
 8005628:	4628      	mov	r0, r5
 800562a:	bd38      	pop	{r3, r4, r5, pc}
 800562c:	b118      	cbz	r0, 8005636 <_fflush_r+0x1a>
 800562e:	6983      	ldr	r3, [r0, #24]
 8005630:	b90b      	cbnz	r3, 8005636 <_fflush_r+0x1a>
 8005632:	f000 f887 	bl	8005744 <__sinit>
 8005636:	4b14      	ldr	r3, [pc, #80]	; (8005688 <_fflush_r+0x6c>)
 8005638:	429c      	cmp	r4, r3
 800563a:	d11b      	bne.n	8005674 <_fflush_r+0x58>
 800563c:	686c      	ldr	r4, [r5, #4]
 800563e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d0ef      	beq.n	8005626 <_fflush_r+0xa>
 8005646:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005648:	07d0      	lsls	r0, r2, #31
 800564a:	d404      	bmi.n	8005656 <_fflush_r+0x3a>
 800564c:	0599      	lsls	r1, r3, #22
 800564e:	d402      	bmi.n	8005656 <_fflush_r+0x3a>
 8005650:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005652:	f000 f915 	bl	8005880 <__retarget_lock_acquire_recursive>
 8005656:	4628      	mov	r0, r5
 8005658:	4621      	mov	r1, r4
 800565a:	f7ff ff59 	bl	8005510 <__sflush_r>
 800565e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005660:	07da      	lsls	r2, r3, #31
 8005662:	4605      	mov	r5, r0
 8005664:	d4e0      	bmi.n	8005628 <_fflush_r+0xc>
 8005666:	89a3      	ldrh	r3, [r4, #12]
 8005668:	059b      	lsls	r3, r3, #22
 800566a:	d4dd      	bmi.n	8005628 <_fflush_r+0xc>
 800566c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800566e:	f000 f908 	bl	8005882 <__retarget_lock_release_recursive>
 8005672:	e7d9      	b.n	8005628 <_fflush_r+0xc>
 8005674:	4b05      	ldr	r3, [pc, #20]	; (800568c <_fflush_r+0x70>)
 8005676:	429c      	cmp	r4, r3
 8005678:	d101      	bne.n	800567e <_fflush_r+0x62>
 800567a:	68ac      	ldr	r4, [r5, #8]
 800567c:	e7df      	b.n	800563e <_fflush_r+0x22>
 800567e:	4b04      	ldr	r3, [pc, #16]	; (8005690 <_fflush_r+0x74>)
 8005680:	429c      	cmp	r4, r3
 8005682:	bf08      	it	eq
 8005684:	68ec      	ldreq	r4, [r5, #12]
 8005686:	e7da      	b.n	800563e <_fflush_r+0x22>
 8005688:	08006650 	.word	0x08006650
 800568c:	08006670 	.word	0x08006670
 8005690:	08006630 	.word	0x08006630

08005694 <std>:
 8005694:	2300      	movs	r3, #0
 8005696:	b510      	push	{r4, lr}
 8005698:	4604      	mov	r4, r0
 800569a:	e9c0 3300 	strd	r3, r3, [r0]
 800569e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80056a2:	6083      	str	r3, [r0, #8]
 80056a4:	8181      	strh	r1, [r0, #12]
 80056a6:	6643      	str	r3, [r0, #100]	; 0x64
 80056a8:	81c2      	strh	r2, [r0, #14]
 80056aa:	6183      	str	r3, [r0, #24]
 80056ac:	4619      	mov	r1, r3
 80056ae:	2208      	movs	r2, #8
 80056b0:	305c      	adds	r0, #92	; 0x5c
 80056b2:	f7ff fd5b 	bl	800516c <memset>
 80056b6:	4b05      	ldr	r3, [pc, #20]	; (80056cc <std+0x38>)
 80056b8:	6263      	str	r3, [r4, #36]	; 0x24
 80056ba:	4b05      	ldr	r3, [pc, #20]	; (80056d0 <std+0x3c>)
 80056bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80056be:	4b05      	ldr	r3, [pc, #20]	; (80056d4 <std+0x40>)
 80056c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80056c2:	4b05      	ldr	r3, [pc, #20]	; (80056d8 <std+0x44>)
 80056c4:	6224      	str	r4, [r4, #32]
 80056c6:	6323      	str	r3, [r4, #48]	; 0x30
 80056c8:	bd10      	pop	{r4, pc}
 80056ca:	bf00      	nop
 80056cc:	080052c1 	.word	0x080052c1
 80056d0:	080052e7 	.word	0x080052e7
 80056d4:	0800531f 	.word	0x0800531f
 80056d8:	08005343 	.word	0x08005343

080056dc <_cleanup_r>:
 80056dc:	4901      	ldr	r1, [pc, #4]	; (80056e4 <_cleanup_r+0x8>)
 80056de:	f000 b8af 	b.w	8005840 <_fwalk_reent>
 80056e2:	bf00      	nop
 80056e4:	0800561d 	.word	0x0800561d

080056e8 <__sfmoreglue>:
 80056e8:	b570      	push	{r4, r5, r6, lr}
 80056ea:	2268      	movs	r2, #104	; 0x68
 80056ec:	1e4d      	subs	r5, r1, #1
 80056ee:	4355      	muls	r5, r2
 80056f0:	460e      	mov	r6, r1
 80056f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80056f6:	f000 f9a9 	bl	8005a4c <_malloc_r>
 80056fa:	4604      	mov	r4, r0
 80056fc:	b140      	cbz	r0, 8005710 <__sfmoreglue+0x28>
 80056fe:	2100      	movs	r1, #0
 8005700:	e9c0 1600 	strd	r1, r6, [r0]
 8005704:	300c      	adds	r0, #12
 8005706:	60a0      	str	r0, [r4, #8]
 8005708:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800570c:	f7ff fd2e 	bl	800516c <memset>
 8005710:	4620      	mov	r0, r4
 8005712:	bd70      	pop	{r4, r5, r6, pc}

08005714 <__sfp_lock_acquire>:
 8005714:	4801      	ldr	r0, [pc, #4]	; (800571c <__sfp_lock_acquire+0x8>)
 8005716:	f000 b8b3 	b.w	8005880 <__retarget_lock_acquire_recursive>
 800571a:	bf00      	nop
 800571c:	200002b5 	.word	0x200002b5

08005720 <__sfp_lock_release>:
 8005720:	4801      	ldr	r0, [pc, #4]	; (8005728 <__sfp_lock_release+0x8>)
 8005722:	f000 b8ae 	b.w	8005882 <__retarget_lock_release_recursive>
 8005726:	bf00      	nop
 8005728:	200002b5 	.word	0x200002b5

0800572c <__sinit_lock_acquire>:
 800572c:	4801      	ldr	r0, [pc, #4]	; (8005734 <__sinit_lock_acquire+0x8>)
 800572e:	f000 b8a7 	b.w	8005880 <__retarget_lock_acquire_recursive>
 8005732:	bf00      	nop
 8005734:	200002b6 	.word	0x200002b6

08005738 <__sinit_lock_release>:
 8005738:	4801      	ldr	r0, [pc, #4]	; (8005740 <__sinit_lock_release+0x8>)
 800573a:	f000 b8a2 	b.w	8005882 <__retarget_lock_release_recursive>
 800573e:	bf00      	nop
 8005740:	200002b6 	.word	0x200002b6

08005744 <__sinit>:
 8005744:	b510      	push	{r4, lr}
 8005746:	4604      	mov	r4, r0
 8005748:	f7ff fff0 	bl	800572c <__sinit_lock_acquire>
 800574c:	69a3      	ldr	r3, [r4, #24]
 800574e:	b11b      	cbz	r3, 8005758 <__sinit+0x14>
 8005750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005754:	f7ff bff0 	b.w	8005738 <__sinit_lock_release>
 8005758:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800575c:	6523      	str	r3, [r4, #80]	; 0x50
 800575e:	4b13      	ldr	r3, [pc, #76]	; (80057ac <__sinit+0x68>)
 8005760:	4a13      	ldr	r2, [pc, #76]	; (80057b0 <__sinit+0x6c>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	62a2      	str	r2, [r4, #40]	; 0x28
 8005766:	42a3      	cmp	r3, r4
 8005768:	bf04      	itt	eq
 800576a:	2301      	moveq	r3, #1
 800576c:	61a3      	streq	r3, [r4, #24]
 800576e:	4620      	mov	r0, r4
 8005770:	f000 f820 	bl	80057b4 <__sfp>
 8005774:	6060      	str	r0, [r4, #4]
 8005776:	4620      	mov	r0, r4
 8005778:	f000 f81c 	bl	80057b4 <__sfp>
 800577c:	60a0      	str	r0, [r4, #8]
 800577e:	4620      	mov	r0, r4
 8005780:	f000 f818 	bl	80057b4 <__sfp>
 8005784:	2200      	movs	r2, #0
 8005786:	60e0      	str	r0, [r4, #12]
 8005788:	2104      	movs	r1, #4
 800578a:	6860      	ldr	r0, [r4, #4]
 800578c:	f7ff ff82 	bl	8005694 <std>
 8005790:	68a0      	ldr	r0, [r4, #8]
 8005792:	2201      	movs	r2, #1
 8005794:	2109      	movs	r1, #9
 8005796:	f7ff ff7d 	bl	8005694 <std>
 800579a:	68e0      	ldr	r0, [r4, #12]
 800579c:	2202      	movs	r2, #2
 800579e:	2112      	movs	r1, #18
 80057a0:	f7ff ff78 	bl	8005694 <std>
 80057a4:	2301      	movs	r3, #1
 80057a6:	61a3      	str	r3, [r4, #24]
 80057a8:	e7d2      	b.n	8005750 <__sinit+0xc>
 80057aa:	bf00      	nop
 80057ac:	0800662c 	.word	0x0800662c
 80057b0:	080056dd 	.word	0x080056dd

080057b4 <__sfp>:
 80057b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057b6:	4607      	mov	r7, r0
 80057b8:	f7ff ffac 	bl	8005714 <__sfp_lock_acquire>
 80057bc:	4b1e      	ldr	r3, [pc, #120]	; (8005838 <__sfp+0x84>)
 80057be:	681e      	ldr	r6, [r3, #0]
 80057c0:	69b3      	ldr	r3, [r6, #24]
 80057c2:	b913      	cbnz	r3, 80057ca <__sfp+0x16>
 80057c4:	4630      	mov	r0, r6
 80057c6:	f7ff ffbd 	bl	8005744 <__sinit>
 80057ca:	3648      	adds	r6, #72	; 0x48
 80057cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80057d0:	3b01      	subs	r3, #1
 80057d2:	d503      	bpl.n	80057dc <__sfp+0x28>
 80057d4:	6833      	ldr	r3, [r6, #0]
 80057d6:	b30b      	cbz	r3, 800581c <__sfp+0x68>
 80057d8:	6836      	ldr	r6, [r6, #0]
 80057da:	e7f7      	b.n	80057cc <__sfp+0x18>
 80057dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80057e0:	b9d5      	cbnz	r5, 8005818 <__sfp+0x64>
 80057e2:	4b16      	ldr	r3, [pc, #88]	; (800583c <__sfp+0x88>)
 80057e4:	60e3      	str	r3, [r4, #12]
 80057e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80057ea:	6665      	str	r5, [r4, #100]	; 0x64
 80057ec:	f000 f847 	bl	800587e <__retarget_lock_init_recursive>
 80057f0:	f7ff ff96 	bl	8005720 <__sfp_lock_release>
 80057f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80057f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80057fc:	6025      	str	r5, [r4, #0]
 80057fe:	61a5      	str	r5, [r4, #24]
 8005800:	2208      	movs	r2, #8
 8005802:	4629      	mov	r1, r5
 8005804:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005808:	f7ff fcb0 	bl	800516c <memset>
 800580c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005810:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005814:	4620      	mov	r0, r4
 8005816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005818:	3468      	adds	r4, #104	; 0x68
 800581a:	e7d9      	b.n	80057d0 <__sfp+0x1c>
 800581c:	2104      	movs	r1, #4
 800581e:	4638      	mov	r0, r7
 8005820:	f7ff ff62 	bl	80056e8 <__sfmoreglue>
 8005824:	4604      	mov	r4, r0
 8005826:	6030      	str	r0, [r6, #0]
 8005828:	2800      	cmp	r0, #0
 800582a:	d1d5      	bne.n	80057d8 <__sfp+0x24>
 800582c:	f7ff ff78 	bl	8005720 <__sfp_lock_release>
 8005830:	230c      	movs	r3, #12
 8005832:	603b      	str	r3, [r7, #0]
 8005834:	e7ee      	b.n	8005814 <__sfp+0x60>
 8005836:	bf00      	nop
 8005838:	0800662c 	.word	0x0800662c
 800583c:	ffff0001 	.word	0xffff0001

08005840 <_fwalk_reent>:
 8005840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005844:	4606      	mov	r6, r0
 8005846:	4688      	mov	r8, r1
 8005848:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800584c:	2700      	movs	r7, #0
 800584e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005852:	f1b9 0901 	subs.w	r9, r9, #1
 8005856:	d505      	bpl.n	8005864 <_fwalk_reent+0x24>
 8005858:	6824      	ldr	r4, [r4, #0]
 800585a:	2c00      	cmp	r4, #0
 800585c:	d1f7      	bne.n	800584e <_fwalk_reent+0xe>
 800585e:	4638      	mov	r0, r7
 8005860:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005864:	89ab      	ldrh	r3, [r5, #12]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d907      	bls.n	800587a <_fwalk_reent+0x3a>
 800586a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800586e:	3301      	adds	r3, #1
 8005870:	d003      	beq.n	800587a <_fwalk_reent+0x3a>
 8005872:	4629      	mov	r1, r5
 8005874:	4630      	mov	r0, r6
 8005876:	47c0      	blx	r8
 8005878:	4307      	orrs	r7, r0
 800587a:	3568      	adds	r5, #104	; 0x68
 800587c:	e7e9      	b.n	8005852 <_fwalk_reent+0x12>

0800587e <__retarget_lock_init_recursive>:
 800587e:	4770      	bx	lr

08005880 <__retarget_lock_acquire_recursive>:
 8005880:	4770      	bx	lr

08005882 <__retarget_lock_release_recursive>:
 8005882:	4770      	bx	lr

08005884 <_lseek_r>:
 8005884:	b538      	push	{r3, r4, r5, lr}
 8005886:	4d07      	ldr	r5, [pc, #28]	; (80058a4 <_lseek_r+0x20>)
 8005888:	4604      	mov	r4, r0
 800588a:	4608      	mov	r0, r1
 800588c:	4611      	mov	r1, r2
 800588e:	2200      	movs	r2, #0
 8005890:	602a      	str	r2, [r5, #0]
 8005892:	461a      	mov	r2, r3
 8005894:	f7fb fcb6 	bl	8001204 <_lseek>
 8005898:	1c43      	adds	r3, r0, #1
 800589a:	d102      	bne.n	80058a2 <_lseek_r+0x1e>
 800589c:	682b      	ldr	r3, [r5, #0]
 800589e:	b103      	cbz	r3, 80058a2 <_lseek_r+0x1e>
 80058a0:	6023      	str	r3, [r4, #0]
 80058a2:	bd38      	pop	{r3, r4, r5, pc}
 80058a4:	200002c0 	.word	0x200002c0

080058a8 <__swhatbuf_r>:
 80058a8:	b570      	push	{r4, r5, r6, lr}
 80058aa:	460e      	mov	r6, r1
 80058ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058b0:	2900      	cmp	r1, #0
 80058b2:	b096      	sub	sp, #88	; 0x58
 80058b4:	4614      	mov	r4, r2
 80058b6:	461d      	mov	r5, r3
 80058b8:	da08      	bge.n	80058cc <__swhatbuf_r+0x24>
 80058ba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	602a      	str	r2, [r5, #0]
 80058c2:	061a      	lsls	r2, r3, #24
 80058c4:	d410      	bmi.n	80058e8 <__swhatbuf_r+0x40>
 80058c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058ca:	e00e      	b.n	80058ea <__swhatbuf_r+0x42>
 80058cc:	466a      	mov	r2, sp
 80058ce:	f000 fde1 	bl	8006494 <_fstat_r>
 80058d2:	2800      	cmp	r0, #0
 80058d4:	dbf1      	blt.n	80058ba <__swhatbuf_r+0x12>
 80058d6:	9a01      	ldr	r2, [sp, #4]
 80058d8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80058dc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80058e0:	425a      	negs	r2, r3
 80058e2:	415a      	adcs	r2, r3
 80058e4:	602a      	str	r2, [r5, #0]
 80058e6:	e7ee      	b.n	80058c6 <__swhatbuf_r+0x1e>
 80058e8:	2340      	movs	r3, #64	; 0x40
 80058ea:	2000      	movs	r0, #0
 80058ec:	6023      	str	r3, [r4, #0]
 80058ee:	b016      	add	sp, #88	; 0x58
 80058f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080058f4 <__smakebuf_r>:
 80058f4:	898b      	ldrh	r3, [r1, #12]
 80058f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80058f8:	079d      	lsls	r5, r3, #30
 80058fa:	4606      	mov	r6, r0
 80058fc:	460c      	mov	r4, r1
 80058fe:	d507      	bpl.n	8005910 <__smakebuf_r+0x1c>
 8005900:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005904:	6023      	str	r3, [r4, #0]
 8005906:	6123      	str	r3, [r4, #16]
 8005908:	2301      	movs	r3, #1
 800590a:	6163      	str	r3, [r4, #20]
 800590c:	b002      	add	sp, #8
 800590e:	bd70      	pop	{r4, r5, r6, pc}
 8005910:	ab01      	add	r3, sp, #4
 8005912:	466a      	mov	r2, sp
 8005914:	f7ff ffc8 	bl	80058a8 <__swhatbuf_r>
 8005918:	9900      	ldr	r1, [sp, #0]
 800591a:	4605      	mov	r5, r0
 800591c:	4630      	mov	r0, r6
 800591e:	f000 f895 	bl	8005a4c <_malloc_r>
 8005922:	b948      	cbnz	r0, 8005938 <__smakebuf_r+0x44>
 8005924:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005928:	059a      	lsls	r2, r3, #22
 800592a:	d4ef      	bmi.n	800590c <__smakebuf_r+0x18>
 800592c:	f023 0303 	bic.w	r3, r3, #3
 8005930:	f043 0302 	orr.w	r3, r3, #2
 8005934:	81a3      	strh	r3, [r4, #12]
 8005936:	e7e3      	b.n	8005900 <__smakebuf_r+0xc>
 8005938:	4b0d      	ldr	r3, [pc, #52]	; (8005970 <__smakebuf_r+0x7c>)
 800593a:	62b3      	str	r3, [r6, #40]	; 0x28
 800593c:	89a3      	ldrh	r3, [r4, #12]
 800593e:	6020      	str	r0, [r4, #0]
 8005940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005944:	81a3      	strh	r3, [r4, #12]
 8005946:	9b00      	ldr	r3, [sp, #0]
 8005948:	6163      	str	r3, [r4, #20]
 800594a:	9b01      	ldr	r3, [sp, #4]
 800594c:	6120      	str	r0, [r4, #16]
 800594e:	b15b      	cbz	r3, 8005968 <__smakebuf_r+0x74>
 8005950:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005954:	4630      	mov	r0, r6
 8005956:	f000 fdaf 	bl	80064b8 <_isatty_r>
 800595a:	b128      	cbz	r0, 8005968 <__smakebuf_r+0x74>
 800595c:	89a3      	ldrh	r3, [r4, #12]
 800595e:	f023 0303 	bic.w	r3, r3, #3
 8005962:	f043 0301 	orr.w	r3, r3, #1
 8005966:	81a3      	strh	r3, [r4, #12]
 8005968:	89a0      	ldrh	r0, [r4, #12]
 800596a:	4305      	orrs	r5, r0
 800596c:	81a5      	strh	r5, [r4, #12]
 800596e:	e7cd      	b.n	800590c <__smakebuf_r+0x18>
 8005970:	080056dd 	.word	0x080056dd

08005974 <_free_r>:
 8005974:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005976:	2900      	cmp	r1, #0
 8005978:	d044      	beq.n	8005a04 <_free_r+0x90>
 800597a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800597e:	9001      	str	r0, [sp, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	f1a1 0404 	sub.w	r4, r1, #4
 8005986:	bfb8      	it	lt
 8005988:	18e4      	addlt	r4, r4, r3
 800598a:	f000 fdb3 	bl	80064f4 <__malloc_lock>
 800598e:	4a1e      	ldr	r2, [pc, #120]	; (8005a08 <_free_r+0x94>)
 8005990:	9801      	ldr	r0, [sp, #4]
 8005992:	6813      	ldr	r3, [r2, #0]
 8005994:	b933      	cbnz	r3, 80059a4 <_free_r+0x30>
 8005996:	6063      	str	r3, [r4, #4]
 8005998:	6014      	str	r4, [r2, #0]
 800599a:	b003      	add	sp, #12
 800599c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80059a0:	f000 bdae 	b.w	8006500 <__malloc_unlock>
 80059a4:	42a3      	cmp	r3, r4
 80059a6:	d908      	bls.n	80059ba <_free_r+0x46>
 80059a8:	6825      	ldr	r5, [r4, #0]
 80059aa:	1961      	adds	r1, r4, r5
 80059ac:	428b      	cmp	r3, r1
 80059ae:	bf01      	itttt	eq
 80059b0:	6819      	ldreq	r1, [r3, #0]
 80059b2:	685b      	ldreq	r3, [r3, #4]
 80059b4:	1949      	addeq	r1, r1, r5
 80059b6:	6021      	streq	r1, [r4, #0]
 80059b8:	e7ed      	b.n	8005996 <_free_r+0x22>
 80059ba:	461a      	mov	r2, r3
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	b10b      	cbz	r3, 80059c4 <_free_r+0x50>
 80059c0:	42a3      	cmp	r3, r4
 80059c2:	d9fa      	bls.n	80059ba <_free_r+0x46>
 80059c4:	6811      	ldr	r1, [r2, #0]
 80059c6:	1855      	adds	r5, r2, r1
 80059c8:	42a5      	cmp	r5, r4
 80059ca:	d10b      	bne.n	80059e4 <_free_r+0x70>
 80059cc:	6824      	ldr	r4, [r4, #0]
 80059ce:	4421      	add	r1, r4
 80059d0:	1854      	adds	r4, r2, r1
 80059d2:	42a3      	cmp	r3, r4
 80059d4:	6011      	str	r1, [r2, #0]
 80059d6:	d1e0      	bne.n	800599a <_free_r+0x26>
 80059d8:	681c      	ldr	r4, [r3, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	6053      	str	r3, [r2, #4]
 80059de:	4421      	add	r1, r4
 80059e0:	6011      	str	r1, [r2, #0]
 80059e2:	e7da      	b.n	800599a <_free_r+0x26>
 80059e4:	d902      	bls.n	80059ec <_free_r+0x78>
 80059e6:	230c      	movs	r3, #12
 80059e8:	6003      	str	r3, [r0, #0]
 80059ea:	e7d6      	b.n	800599a <_free_r+0x26>
 80059ec:	6825      	ldr	r5, [r4, #0]
 80059ee:	1961      	adds	r1, r4, r5
 80059f0:	428b      	cmp	r3, r1
 80059f2:	bf04      	itt	eq
 80059f4:	6819      	ldreq	r1, [r3, #0]
 80059f6:	685b      	ldreq	r3, [r3, #4]
 80059f8:	6063      	str	r3, [r4, #4]
 80059fa:	bf04      	itt	eq
 80059fc:	1949      	addeq	r1, r1, r5
 80059fe:	6021      	streq	r1, [r4, #0]
 8005a00:	6054      	str	r4, [r2, #4]
 8005a02:	e7ca      	b.n	800599a <_free_r+0x26>
 8005a04:	b003      	add	sp, #12
 8005a06:	bd30      	pop	{r4, r5, pc}
 8005a08:	200002b8 	.word	0x200002b8

08005a0c <sbrk_aligned>:
 8005a0c:	b570      	push	{r4, r5, r6, lr}
 8005a0e:	4e0e      	ldr	r6, [pc, #56]	; (8005a48 <sbrk_aligned+0x3c>)
 8005a10:	460c      	mov	r4, r1
 8005a12:	6831      	ldr	r1, [r6, #0]
 8005a14:	4605      	mov	r5, r0
 8005a16:	b911      	cbnz	r1, 8005a1e <sbrk_aligned+0x12>
 8005a18:	f000 fbc2 	bl	80061a0 <_sbrk_r>
 8005a1c:	6030      	str	r0, [r6, #0]
 8005a1e:	4621      	mov	r1, r4
 8005a20:	4628      	mov	r0, r5
 8005a22:	f000 fbbd 	bl	80061a0 <_sbrk_r>
 8005a26:	1c43      	adds	r3, r0, #1
 8005a28:	d00a      	beq.n	8005a40 <sbrk_aligned+0x34>
 8005a2a:	1cc4      	adds	r4, r0, #3
 8005a2c:	f024 0403 	bic.w	r4, r4, #3
 8005a30:	42a0      	cmp	r0, r4
 8005a32:	d007      	beq.n	8005a44 <sbrk_aligned+0x38>
 8005a34:	1a21      	subs	r1, r4, r0
 8005a36:	4628      	mov	r0, r5
 8005a38:	f000 fbb2 	bl	80061a0 <_sbrk_r>
 8005a3c:	3001      	adds	r0, #1
 8005a3e:	d101      	bne.n	8005a44 <sbrk_aligned+0x38>
 8005a40:	f04f 34ff 	mov.w	r4, #4294967295
 8005a44:	4620      	mov	r0, r4
 8005a46:	bd70      	pop	{r4, r5, r6, pc}
 8005a48:	200002bc 	.word	0x200002bc

08005a4c <_malloc_r>:
 8005a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a50:	1ccd      	adds	r5, r1, #3
 8005a52:	f025 0503 	bic.w	r5, r5, #3
 8005a56:	3508      	adds	r5, #8
 8005a58:	2d0c      	cmp	r5, #12
 8005a5a:	bf38      	it	cc
 8005a5c:	250c      	movcc	r5, #12
 8005a5e:	2d00      	cmp	r5, #0
 8005a60:	4607      	mov	r7, r0
 8005a62:	db01      	blt.n	8005a68 <_malloc_r+0x1c>
 8005a64:	42a9      	cmp	r1, r5
 8005a66:	d905      	bls.n	8005a74 <_malloc_r+0x28>
 8005a68:	230c      	movs	r3, #12
 8005a6a:	603b      	str	r3, [r7, #0]
 8005a6c:	2600      	movs	r6, #0
 8005a6e:	4630      	mov	r0, r6
 8005a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a74:	4e2e      	ldr	r6, [pc, #184]	; (8005b30 <_malloc_r+0xe4>)
 8005a76:	f000 fd3d 	bl	80064f4 <__malloc_lock>
 8005a7a:	6833      	ldr	r3, [r6, #0]
 8005a7c:	461c      	mov	r4, r3
 8005a7e:	bb34      	cbnz	r4, 8005ace <_malloc_r+0x82>
 8005a80:	4629      	mov	r1, r5
 8005a82:	4638      	mov	r0, r7
 8005a84:	f7ff ffc2 	bl	8005a0c <sbrk_aligned>
 8005a88:	1c43      	adds	r3, r0, #1
 8005a8a:	4604      	mov	r4, r0
 8005a8c:	d14d      	bne.n	8005b2a <_malloc_r+0xde>
 8005a8e:	6834      	ldr	r4, [r6, #0]
 8005a90:	4626      	mov	r6, r4
 8005a92:	2e00      	cmp	r6, #0
 8005a94:	d140      	bne.n	8005b18 <_malloc_r+0xcc>
 8005a96:	6823      	ldr	r3, [r4, #0]
 8005a98:	4631      	mov	r1, r6
 8005a9a:	4638      	mov	r0, r7
 8005a9c:	eb04 0803 	add.w	r8, r4, r3
 8005aa0:	f000 fb7e 	bl	80061a0 <_sbrk_r>
 8005aa4:	4580      	cmp	r8, r0
 8005aa6:	d13a      	bne.n	8005b1e <_malloc_r+0xd2>
 8005aa8:	6821      	ldr	r1, [r4, #0]
 8005aaa:	3503      	adds	r5, #3
 8005aac:	1a6d      	subs	r5, r5, r1
 8005aae:	f025 0503 	bic.w	r5, r5, #3
 8005ab2:	3508      	adds	r5, #8
 8005ab4:	2d0c      	cmp	r5, #12
 8005ab6:	bf38      	it	cc
 8005ab8:	250c      	movcc	r5, #12
 8005aba:	4629      	mov	r1, r5
 8005abc:	4638      	mov	r0, r7
 8005abe:	f7ff ffa5 	bl	8005a0c <sbrk_aligned>
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	d02b      	beq.n	8005b1e <_malloc_r+0xd2>
 8005ac6:	6823      	ldr	r3, [r4, #0]
 8005ac8:	442b      	add	r3, r5
 8005aca:	6023      	str	r3, [r4, #0]
 8005acc:	e00e      	b.n	8005aec <_malloc_r+0xa0>
 8005ace:	6822      	ldr	r2, [r4, #0]
 8005ad0:	1b52      	subs	r2, r2, r5
 8005ad2:	d41e      	bmi.n	8005b12 <_malloc_r+0xc6>
 8005ad4:	2a0b      	cmp	r2, #11
 8005ad6:	d916      	bls.n	8005b06 <_malloc_r+0xba>
 8005ad8:	1961      	adds	r1, r4, r5
 8005ada:	42a3      	cmp	r3, r4
 8005adc:	6025      	str	r5, [r4, #0]
 8005ade:	bf18      	it	ne
 8005ae0:	6059      	strne	r1, [r3, #4]
 8005ae2:	6863      	ldr	r3, [r4, #4]
 8005ae4:	bf08      	it	eq
 8005ae6:	6031      	streq	r1, [r6, #0]
 8005ae8:	5162      	str	r2, [r4, r5]
 8005aea:	604b      	str	r3, [r1, #4]
 8005aec:	4638      	mov	r0, r7
 8005aee:	f104 060b 	add.w	r6, r4, #11
 8005af2:	f000 fd05 	bl	8006500 <__malloc_unlock>
 8005af6:	f026 0607 	bic.w	r6, r6, #7
 8005afa:	1d23      	adds	r3, r4, #4
 8005afc:	1af2      	subs	r2, r6, r3
 8005afe:	d0b6      	beq.n	8005a6e <_malloc_r+0x22>
 8005b00:	1b9b      	subs	r3, r3, r6
 8005b02:	50a3      	str	r3, [r4, r2]
 8005b04:	e7b3      	b.n	8005a6e <_malloc_r+0x22>
 8005b06:	6862      	ldr	r2, [r4, #4]
 8005b08:	42a3      	cmp	r3, r4
 8005b0a:	bf0c      	ite	eq
 8005b0c:	6032      	streq	r2, [r6, #0]
 8005b0e:	605a      	strne	r2, [r3, #4]
 8005b10:	e7ec      	b.n	8005aec <_malloc_r+0xa0>
 8005b12:	4623      	mov	r3, r4
 8005b14:	6864      	ldr	r4, [r4, #4]
 8005b16:	e7b2      	b.n	8005a7e <_malloc_r+0x32>
 8005b18:	4634      	mov	r4, r6
 8005b1a:	6876      	ldr	r6, [r6, #4]
 8005b1c:	e7b9      	b.n	8005a92 <_malloc_r+0x46>
 8005b1e:	230c      	movs	r3, #12
 8005b20:	603b      	str	r3, [r7, #0]
 8005b22:	4638      	mov	r0, r7
 8005b24:	f000 fcec 	bl	8006500 <__malloc_unlock>
 8005b28:	e7a1      	b.n	8005a6e <_malloc_r+0x22>
 8005b2a:	6025      	str	r5, [r4, #0]
 8005b2c:	e7de      	b.n	8005aec <_malloc_r+0xa0>
 8005b2e:	bf00      	nop
 8005b30:	200002b8 	.word	0x200002b8

08005b34 <_sungetc_r>:
 8005b34:	b538      	push	{r3, r4, r5, lr}
 8005b36:	1c4b      	adds	r3, r1, #1
 8005b38:	4614      	mov	r4, r2
 8005b3a:	d103      	bne.n	8005b44 <_sungetc_r+0x10>
 8005b3c:	f04f 35ff 	mov.w	r5, #4294967295
 8005b40:	4628      	mov	r0, r5
 8005b42:	bd38      	pop	{r3, r4, r5, pc}
 8005b44:	8993      	ldrh	r3, [r2, #12]
 8005b46:	f023 0320 	bic.w	r3, r3, #32
 8005b4a:	8193      	strh	r3, [r2, #12]
 8005b4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b4e:	6852      	ldr	r2, [r2, #4]
 8005b50:	b2cd      	uxtb	r5, r1
 8005b52:	b18b      	cbz	r3, 8005b78 <_sungetc_r+0x44>
 8005b54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005b56:	4293      	cmp	r3, r2
 8005b58:	dd08      	ble.n	8005b6c <_sungetc_r+0x38>
 8005b5a:	6823      	ldr	r3, [r4, #0]
 8005b5c:	1e5a      	subs	r2, r3, #1
 8005b5e:	6022      	str	r2, [r4, #0]
 8005b60:	f803 5c01 	strb.w	r5, [r3, #-1]
 8005b64:	6863      	ldr	r3, [r4, #4]
 8005b66:	3301      	adds	r3, #1
 8005b68:	6063      	str	r3, [r4, #4]
 8005b6a:	e7e9      	b.n	8005b40 <_sungetc_r+0xc>
 8005b6c:	4621      	mov	r1, r4
 8005b6e:	f000 fc57 	bl	8006420 <__submore>
 8005b72:	2800      	cmp	r0, #0
 8005b74:	d0f1      	beq.n	8005b5a <_sungetc_r+0x26>
 8005b76:	e7e1      	b.n	8005b3c <_sungetc_r+0x8>
 8005b78:	6921      	ldr	r1, [r4, #16]
 8005b7a:	6823      	ldr	r3, [r4, #0]
 8005b7c:	b151      	cbz	r1, 8005b94 <_sungetc_r+0x60>
 8005b7e:	4299      	cmp	r1, r3
 8005b80:	d208      	bcs.n	8005b94 <_sungetc_r+0x60>
 8005b82:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8005b86:	42a9      	cmp	r1, r5
 8005b88:	d104      	bne.n	8005b94 <_sungetc_r+0x60>
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	3201      	adds	r2, #1
 8005b8e:	6023      	str	r3, [r4, #0]
 8005b90:	6062      	str	r2, [r4, #4]
 8005b92:	e7d5      	b.n	8005b40 <_sungetc_r+0xc>
 8005b94:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8005b98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b9c:	6363      	str	r3, [r4, #52]	; 0x34
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	63a3      	str	r3, [r4, #56]	; 0x38
 8005ba2:	4623      	mov	r3, r4
 8005ba4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	2301      	movs	r3, #1
 8005bac:	e7dc      	b.n	8005b68 <_sungetc_r+0x34>

08005bae <__ssrefill_r>:
 8005bae:	b510      	push	{r4, lr}
 8005bb0:	460c      	mov	r4, r1
 8005bb2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005bb4:	b169      	cbz	r1, 8005bd2 <__ssrefill_r+0x24>
 8005bb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005bba:	4299      	cmp	r1, r3
 8005bbc:	d001      	beq.n	8005bc2 <__ssrefill_r+0x14>
 8005bbe:	f7ff fed9 	bl	8005974 <_free_r>
 8005bc2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005bc4:	6063      	str	r3, [r4, #4]
 8005bc6:	2000      	movs	r0, #0
 8005bc8:	6360      	str	r0, [r4, #52]	; 0x34
 8005bca:	b113      	cbz	r3, 8005bd2 <__ssrefill_r+0x24>
 8005bcc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005bce:	6023      	str	r3, [r4, #0]
 8005bd0:	bd10      	pop	{r4, pc}
 8005bd2:	6923      	ldr	r3, [r4, #16]
 8005bd4:	6023      	str	r3, [r4, #0]
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	6063      	str	r3, [r4, #4]
 8005bda:	89a3      	ldrh	r3, [r4, #12]
 8005bdc:	f043 0320 	orr.w	r3, r3, #32
 8005be0:	81a3      	strh	r3, [r4, #12]
 8005be2:	f04f 30ff 	mov.w	r0, #4294967295
 8005be6:	e7f3      	b.n	8005bd0 <__ssrefill_r+0x22>

08005be8 <__ssvfiscanf_r>:
 8005be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bec:	460c      	mov	r4, r1
 8005bee:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8005bf8:	49a6      	ldr	r1, [pc, #664]	; (8005e94 <__ssvfiscanf_r+0x2ac>)
 8005bfa:	91a0      	str	r1, [sp, #640]	; 0x280
 8005bfc:	f10d 0804 	add.w	r8, sp, #4
 8005c00:	49a5      	ldr	r1, [pc, #660]	; (8005e98 <__ssvfiscanf_r+0x2b0>)
 8005c02:	4fa6      	ldr	r7, [pc, #664]	; (8005e9c <__ssvfiscanf_r+0x2b4>)
 8005c04:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8005ea0 <__ssvfiscanf_r+0x2b8>
 8005c08:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8005c0c:	4606      	mov	r6, r0
 8005c0e:	91a1      	str	r1, [sp, #644]	; 0x284
 8005c10:	9300      	str	r3, [sp, #0]
 8005c12:	7813      	ldrb	r3, [r2, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	f000 815a 	beq.w	8005ece <__ssvfiscanf_r+0x2e6>
 8005c1a:	5dd9      	ldrb	r1, [r3, r7]
 8005c1c:	f011 0108 	ands.w	r1, r1, #8
 8005c20:	f102 0501 	add.w	r5, r2, #1
 8005c24:	d019      	beq.n	8005c5a <__ssvfiscanf_r+0x72>
 8005c26:	6863      	ldr	r3, [r4, #4]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	dd0f      	ble.n	8005c4c <__ssvfiscanf_r+0x64>
 8005c2c:	6823      	ldr	r3, [r4, #0]
 8005c2e:	781a      	ldrb	r2, [r3, #0]
 8005c30:	5cba      	ldrb	r2, [r7, r2]
 8005c32:	0712      	lsls	r2, r2, #28
 8005c34:	d401      	bmi.n	8005c3a <__ssvfiscanf_r+0x52>
 8005c36:	462a      	mov	r2, r5
 8005c38:	e7eb      	b.n	8005c12 <__ssvfiscanf_r+0x2a>
 8005c3a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8005c3c:	3201      	adds	r2, #1
 8005c3e:	9245      	str	r2, [sp, #276]	; 0x114
 8005c40:	6862      	ldr	r2, [r4, #4]
 8005c42:	3301      	adds	r3, #1
 8005c44:	3a01      	subs	r2, #1
 8005c46:	6062      	str	r2, [r4, #4]
 8005c48:	6023      	str	r3, [r4, #0]
 8005c4a:	e7ec      	b.n	8005c26 <__ssvfiscanf_r+0x3e>
 8005c4c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005c4e:	4621      	mov	r1, r4
 8005c50:	4630      	mov	r0, r6
 8005c52:	4798      	blx	r3
 8005c54:	2800      	cmp	r0, #0
 8005c56:	d0e9      	beq.n	8005c2c <__ssvfiscanf_r+0x44>
 8005c58:	e7ed      	b.n	8005c36 <__ssvfiscanf_r+0x4e>
 8005c5a:	2b25      	cmp	r3, #37	; 0x25
 8005c5c:	d012      	beq.n	8005c84 <__ssvfiscanf_r+0x9c>
 8005c5e:	469a      	mov	sl, r3
 8005c60:	6863      	ldr	r3, [r4, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	f340 8091 	ble.w	8005d8a <__ssvfiscanf_r+0x1a2>
 8005c68:	6822      	ldr	r2, [r4, #0]
 8005c6a:	7813      	ldrb	r3, [r2, #0]
 8005c6c:	4553      	cmp	r3, sl
 8005c6e:	f040 812e 	bne.w	8005ece <__ssvfiscanf_r+0x2e6>
 8005c72:	6863      	ldr	r3, [r4, #4]
 8005c74:	3b01      	subs	r3, #1
 8005c76:	6063      	str	r3, [r4, #4]
 8005c78:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8005c7a:	3201      	adds	r2, #1
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	6022      	str	r2, [r4, #0]
 8005c80:	9345      	str	r3, [sp, #276]	; 0x114
 8005c82:	e7d8      	b.n	8005c36 <__ssvfiscanf_r+0x4e>
 8005c84:	9141      	str	r1, [sp, #260]	; 0x104
 8005c86:	9143      	str	r1, [sp, #268]	; 0x10c
 8005c88:	7853      	ldrb	r3, [r2, #1]
 8005c8a:	2b2a      	cmp	r3, #42	; 0x2a
 8005c8c:	bf02      	ittt	eq
 8005c8e:	2310      	moveq	r3, #16
 8005c90:	1c95      	addeq	r5, r2, #2
 8005c92:	9341      	streq	r3, [sp, #260]	; 0x104
 8005c94:	220a      	movs	r2, #10
 8005c96:	46aa      	mov	sl, r5
 8005c98:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8005c9c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8005ca0:	2b09      	cmp	r3, #9
 8005ca2:	d91d      	bls.n	8005ce0 <__ssvfiscanf_r+0xf8>
 8005ca4:	487e      	ldr	r0, [pc, #504]	; (8005ea0 <__ssvfiscanf_r+0x2b8>)
 8005ca6:	2203      	movs	r2, #3
 8005ca8:	f7fa faaa 	bl	8000200 <memchr>
 8005cac:	b140      	cbz	r0, 8005cc0 <__ssvfiscanf_r+0xd8>
 8005cae:	2301      	movs	r3, #1
 8005cb0:	eba0 0009 	sub.w	r0, r0, r9
 8005cb4:	fa03 f000 	lsl.w	r0, r3, r0
 8005cb8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005cba:	4318      	orrs	r0, r3
 8005cbc:	9041      	str	r0, [sp, #260]	; 0x104
 8005cbe:	4655      	mov	r5, sl
 8005cc0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005cc4:	2b78      	cmp	r3, #120	; 0x78
 8005cc6:	d806      	bhi.n	8005cd6 <__ssvfiscanf_r+0xee>
 8005cc8:	2b57      	cmp	r3, #87	; 0x57
 8005cca:	d810      	bhi.n	8005cee <__ssvfiscanf_r+0x106>
 8005ccc:	2b25      	cmp	r3, #37	; 0x25
 8005cce:	d0c6      	beq.n	8005c5e <__ssvfiscanf_r+0x76>
 8005cd0:	d856      	bhi.n	8005d80 <__ssvfiscanf_r+0x198>
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d064      	beq.n	8005da0 <__ssvfiscanf_r+0x1b8>
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	9347      	str	r3, [sp, #284]	; 0x11c
 8005cda:	230a      	movs	r3, #10
 8005cdc:	9342      	str	r3, [sp, #264]	; 0x108
 8005cde:	e071      	b.n	8005dc4 <__ssvfiscanf_r+0x1dc>
 8005ce0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005ce2:	fb02 1103 	mla	r1, r2, r3, r1
 8005ce6:	3930      	subs	r1, #48	; 0x30
 8005ce8:	9143      	str	r1, [sp, #268]	; 0x10c
 8005cea:	4655      	mov	r5, sl
 8005cec:	e7d3      	b.n	8005c96 <__ssvfiscanf_r+0xae>
 8005cee:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8005cf2:	2a20      	cmp	r2, #32
 8005cf4:	d8ef      	bhi.n	8005cd6 <__ssvfiscanf_r+0xee>
 8005cf6:	a101      	add	r1, pc, #4	; (adr r1, 8005cfc <__ssvfiscanf_r+0x114>)
 8005cf8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005cfc:	08005daf 	.word	0x08005daf
 8005d00:	08005cd7 	.word	0x08005cd7
 8005d04:	08005cd7 	.word	0x08005cd7
 8005d08:	08005e0d 	.word	0x08005e0d
 8005d0c:	08005cd7 	.word	0x08005cd7
 8005d10:	08005cd7 	.word	0x08005cd7
 8005d14:	08005cd7 	.word	0x08005cd7
 8005d18:	08005cd7 	.word	0x08005cd7
 8005d1c:	08005cd7 	.word	0x08005cd7
 8005d20:	08005cd7 	.word	0x08005cd7
 8005d24:	08005cd7 	.word	0x08005cd7
 8005d28:	08005e23 	.word	0x08005e23
 8005d2c:	08005df9 	.word	0x08005df9
 8005d30:	08005d87 	.word	0x08005d87
 8005d34:	08005d87 	.word	0x08005d87
 8005d38:	08005d87 	.word	0x08005d87
 8005d3c:	08005cd7 	.word	0x08005cd7
 8005d40:	08005dfd 	.word	0x08005dfd
 8005d44:	08005cd7 	.word	0x08005cd7
 8005d48:	08005cd7 	.word	0x08005cd7
 8005d4c:	08005cd7 	.word	0x08005cd7
 8005d50:	08005cd7 	.word	0x08005cd7
 8005d54:	08005e33 	.word	0x08005e33
 8005d58:	08005e05 	.word	0x08005e05
 8005d5c:	08005da7 	.word	0x08005da7
 8005d60:	08005cd7 	.word	0x08005cd7
 8005d64:	08005cd7 	.word	0x08005cd7
 8005d68:	08005e2f 	.word	0x08005e2f
 8005d6c:	08005cd7 	.word	0x08005cd7
 8005d70:	08005df9 	.word	0x08005df9
 8005d74:	08005cd7 	.word	0x08005cd7
 8005d78:	08005cd7 	.word	0x08005cd7
 8005d7c:	08005daf 	.word	0x08005daf
 8005d80:	3b45      	subs	r3, #69	; 0x45
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d8a7      	bhi.n	8005cd6 <__ssvfiscanf_r+0xee>
 8005d86:	2305      	movs	r3, #5
 8005d88:	e01b      	b.n	8005dc2 <__ssvfiscanf_r+0x1da>
 8005d8a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005d8c:	4621      	mov	r1, r4
 8005d8e:	4630      	mov	r0, r6
 8005d90:	4798      	blx	r3
 8005d92:	2800      	cmp	r0, #0
 8005d94:	f43f af68 	beq.w	8005c68 <__ssvfiscanf_r+0x80>
 8005d98:	9844      	ldr	r0, [sp, #272]	; 0x110
 8005d9a:	2800      	cmp	r0, #0
 8005d9c:	f040 808d 	bne.w	8005eba <__ssvfiscanf_r+0x2d2>
 8005da0:	f04f 30ff 	mov.w	r0, #4294967295
 8005da4:	e08f      	b.n	8005ec6 <__ssvfiscanf_r+0x2de>
 8005da6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005da8:	f042 0220 	orr.w	r2, r2, #32
 8005dac:	9241      	str	r2, [sp, #260]	; 0x104
 8005dae:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005db0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005db4:	9241      	str	r2, [sp, #260]	; 0x104
 8005db6:	2210      	movs	r2, #16
 8005db8:	2b6f      	cmp	r3, #111	; 0x6f
 8005dba:	9242      	str	r2, [sp, #264]	; 0x108
 8005dbc:	bf34      	ite	cc
 8005dbe:	2303      	movcc	r3, #3
 8005dc0:	2304      	movcs	r3, #4
 8005dc2:	9347      	str	r3, [sp, #284]	; 0x11c
 8005dc4:	6863      	ldr	r3, [r4, #4]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	dd42      	ble.n	8005e50 <__ssvfiscanf_r+0x268>
 8005dca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005dcc:	0659      	lsls	r1, r3, #25
 8005dce:	d404      	bmi.n	8005dda <__ssvfiscanf_r+0x1f2>
 8005dd0:	6823      	ldr	r3, [r4, #0]
 8005dd2:	781a      	ldrb	r2, [r3, #0]
 8005dd4:	5cba      	ldrb	r2, [r7, r2]
 8005dd6:	0712      	lsls	r2, r2, #28
 8005dd8:	d441      	bmi.n	8005e5e <__ssvfiscanf_r+0x276>
 8005dda:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	dc50      	bgt.n	8005e82 <__ssvfiscanf_r+0x29a>
 8005de0:	466b      	mov	r3, sp
 8005de2:	4622      	mov	r2, r4
 8005de4:	a941      	add	r1, sp, #260	; 0x104
 8005de6:	4630      	mov	r0, r6
 8005de8:	f000 f876 	bl	8005ed8 <_scanf_chars>
 8005dec:	2801      	cmp	r0, #1
 8005dee:	d06e      	beq.n	8005ece <__ssvfiscanf_r+0x2e6>
 8005df0:	2802      	cmp	r0, #2
 8005df2:	f47f af20 	bne.w	8005c36 <__ssvfiscanf_r+0x4e>
 8005df6:	e7cf      	b.n	8005d98 <__ssvfiscanf_r+0x1b0>
 8005df8:	220a      	movs	r2, #10
 8005dfa:	e7dd      	b.n	8005db8 <__ssvfiscanf_r+0x1d0>
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	9342      	str	r3, [sp, #264]	; 0x108
 8005e00:	2303      	movs	r3, #3
 8005e02:	e7de      	b.n	8005dc2 <__ssvfiscanf_r+0x1da>
 8005e04:	2308      	movs	r3, #8
 8005e06:	9342      	str	r3, [sp, #264]	; 0x108
 8005e08:	2304      	movs	r3, #4
 8005e0a:	e7da      	b.n	8005dc2 <__ssvfiscanf_r+0x1da>
 8005e0c:	4629      	mov	r1, r5
 8005e0e:	4640      	mov	r0, r8
 8005e10:	f000 f9d6 	bl	80061c0 <__sccl>
 8005e14:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005e16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e1a:	9341      	str	r3, [sp, #260]	; 0x104
 8005e1c:	4605      	mov	r5, r0
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e7cf      	b.n	8005dc2 <__ssvfiscanf_r+0x1da>
 8005e22:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005e24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e28:	9341      	str	r3, [sp, #260]	; 0x104
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	e7c9      	b.n	8005dc2 <__ssvfiscanf_r+0x1da>
 8005e2e:	2302      	movs	r3, #2
 8005e30:	e7c7      	b.n	8005dc2 <__ssvfiscanf_r+0x1da>
 8005e32:	9841      	ldr	r0, [sp, #260]	; 0x104
 8005e34:	06c3      	lsls	r3, r0, #27
 8005e36:	f53f aefe 	bmi.w	8005c36 <__ssvfiscanf_r+0x4e>
 8005e3a:	9b00      	ldr	r3, [sp, #0]
 8005e3c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8005e3e:	1d19      	adds	r1, r3, #4
 8005e40:	9100      	str	r1, [sp, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f010 0f01 	tst.w	r0, #1
 8005e48:	bf14      	ite	ne
 8005e4a:	801a      	strhne	r2, [r3, #0]
 8005e4c:	601a      	streq	r2, [r3, #0]
 8005e4e:	e6f2      	b.n	8005c36 <__ssvfiscanf_r+0x4e>
 8005e50:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005e52:	4621      	mov	r1, r4
 8005e54:	4630      	mov	r0, r6
 8005e56:	4798      	blx	r3
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	d0b6      	beq.n	8005dca <__ssvfiscanf_r+0x1e2>
 8005e5c:	e79c      	b.n	8005d98 <__ssvfiscanf_r+0x1b0>
 8005e5e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8005e60:	3201      	adds	r2, #1
 8005e62:	9245      	str	r2, [sp, #276]	; 0x114
 8005e64:	6862      	ldr	r2, [r4, #4]
 8005e66:	3a01      	subs	r2, #1
 8005e68:	2a00      	cmp	r2, #0
 8005e6a:	6062      	str	r2, [r4, #4]
 8005e6c:	dd02      	ble.n	8005e74 <__ssvfiscanf_r+0x28c>
 8005e6e:	3301      	adds	r3, #1
 8005e70:	6023      	str	r3, [r4, #0]
 8005e72:	e7ad      	b.n	8005dd0 <__ssvfiscanf_r+0x1e8>
 8005e74:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005e76:	4621      	mov	r1, r4
 8005e78:	4630      	mov	r0, r6
 8005e7a:	4798      	blx	r3
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	d0a7      	beq.n	8005dd0 <__ssvfiscanf_r+0x1e8>
 8005e80:	e78a      	b.n	8005d98 <__ssvfiscanf_r+0x1b0>
 8005e82:	2b04      	cmp	r3, #4
 8005e84:	dc0e      	bgt.n	8005ea4 <__ssvfiscanf_r+0x2bc>
 8005e86:	466b      	mov	r3, sp
 8005e88:	4622      	mov	r2, r4
 8005e8a:	a941      	add	r1, sp, #260	; 0x104
 8005e8c:	4630      	mov	r0, r6
 8005e8e:	f000 f87d 	bl	8005f8c <_scanf_i>
 8005e92:	e7ab      	b.n	8005dec <__ssvfiscanf_r+0x204>
 8005e94:	08005b35 	.word	0x08005b35
 8005e98:	08005baf 	.word	0x08005baf
 8005e9c:	080066b0 	.word	0x080066b0
 8005ea0:	08006690 	.word	0x08006690
 8005ea4:	4b0b      	ldr	r3, [pc, #44]	; (8005ed4 <__ssvfiscanf_r+0x2ec>)
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f43f aec5 	beq.w	8005c36 <__ssvfiscanf_r+0x4e>
 8005eac:	466b      	mov	r3, sp
 8005eae:	4622      	mov	r2, r4
 8005eb0:	a941      	add	r1, sp, #260	; 0x104
 8005eb2:	4630      	mov	r0, r6
 8005eb4:	f3af 8000 	nop.w
 8005eb8:	e798      	b.n	8005dec <__ssvfiscanf_r+0x204>
 8005eba:	89a3      	ldrh	r3, [r4, #12]
 8005ebc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005ec0:	bf18      	it	ne
 8005ec2:	f04f 30ff 	movne.w	r0, #4294967295
 8005ec6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8005eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ece:	9844      	ldr	r0, [sp, #272]	; 0x110
 8005ed0:	e7f9      	b.n	8005ec6 <__ssvfiscanf_r+0x2de>
 8005ed2:	bf00      	nop
 8005ed4:	00000000 	.word	0x00000000

08005ed8 <_scanf_chars>:
 8005ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005edc:	4615      	mov	r5, r2
 8005ede:	688a      	ldr	r2, [r1, #8]
 8005ee0:	4680      	mov	r8, r0
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	b932      	cbnz	r2, 8005ef4 <_scanf_chars+0x1c>
 8005ee6:	698a      	ldr	r2, [r1, #24]
 8005ee8:	2a00      	cmp	r2, #0
 8005eea:	bf0c      	ite	eq
 8005eec:	2201      	moveq	r2, #1
 8005eee:	f04f 32ff 	movne.w	r2, #4294967295
 8005ef2:	608a      	str	r2, [r1, #8]
 8005ef4:	6822      	ldr	r2, [r4, #0]
 8005ef6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8005f88 <_scanf_chars+0xb0>
 8005efa:	06d1      	lsls	r1, r2, #27
 8005efc:	bf5f      	itttt	pl
 8005efe:	681a      	ldrpl	r2, [r3, #0]
 8005f00:	1d11      	addpl	r1, r2, #4
 8005f02:	6019      	strpl	r1, [r3, #0]
 8005f04:	6816      	ldrpl	r6, [r2, #0]
 8005f06:	2700      	movs	r7, #0
 8005f08:	69a0      	ldr	r0, [r4, #24]
 8005f0a:	b188      	cbz	r0, 8005f30 <_scanf_chars+0x58>
 8005f0c:	2801      	cmp	r0, #1
 8005f0e:	d107      	bne.n	8005f20 <_scanf_chars+0x48>
 8005f10:	682a      	ldr	r2, [r5, #0]
 8005f12:	7811      	ldrb	r1, [r2, #0]
 8005f14:	6962      	ldr	r2, [r4, #20]
 8005f16:	5c52      	ldrb	r2, [r2, r1]
 8005f18:	b952      	cbnz	r2, 8005f30 <_scanf_chars+0x58>
 8005f1a:	2f00      	cmp	r7, #0
 8005f1c:	d031      	beq.n	8005f82 <_scanf_chars+0xaa>
 8005f1e:	e022      	b.n	8005f66 <_scanf_chars+0x8e>
 8005f20:	2802      	cmp	r0, #2
 8005f22:	d120      	bne.n	8005f66 <_scanf_chars+0x8e>
 8005f24:	682b      	ldr	r3, [r5, #0]
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	f813 3009 	ldrb.w	r3, [r3, r9]
 8005f2c:	071b      	lsls	r3, r3, #28
 8005f2e:	d41a      	bmi.n	8005f66 <_scanf_chars+0x8e>
 8005f30:	6823      	ldr	r3, [r4, #0]
 8005f32:	06da      	lsls	r2, r3, #27
 8005f34:	bf5e      	ittt	pl
 8005f36:	682b      	ldrpl	r3, [r5, #0]
 8005f38:	781b      	ldrbpl	r3, [r3, #0]
 8005f3a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005f3e:	682a      	ldr	r2, [r5, #0]
 8005f40:	686b      	ldr	r3, [r5, #4]
 8005f42:	3201      	adds	r2, #1
 8005f44:	602a      	str	r2, [r5, #0]
 8005f46:	68a2      	ldr	r2, [r4, #8]
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	3a01      	subs	r2, #1
 8005f4c:	606b      	str	r3, [r5, #4]
 8005f4e:	3701      	adds	r7, #1
 8005f50:	60a2      	str	r2, [r4, #8]
 8005f52:	b142      	cbz	r2, 8005f66 <_scanf_chars+0x8e>
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	dcd7      	bgt.n	8005f08 <_scanf_chars+0x30>
 8005f58:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005f5c:	4629      	mov	r1, r5
 8005f5e:	4640      	mov	r0, r8
 8005f60:	4798      	blx	r3
 8005f62:	2800      	cmp	r0, #0
 8005f64:	d0d0      	beq.n	8005f08 <_scanf_chars+0x30>
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	f013 0310 	ands.w	r3, r3, #16
 8005f6c:	d105      	bne.n	8005f7a <_scanf_chars+0xa2>
 8005f6e:	68e2      	ldr	r2, [r4, #12]
 8005f70:	3201      	adds	r2, #1
 8005f72:	60e2      	str	r2, [r4, #12]
 8005f74:	69a2      	ldr	r2, [r4, #24]
 8005f76:	b102      	cbz	r2, 8005f7a <_scanf_chars+0xa2>
 8005f78:	7033      	strb	r3, [r6, #0]
 8005f7a:	6923      	ldr	r3, [r4, #16]
 8005f7c:	443b      	add	r3, r7
 8005f7e:	6123      	str	r3, [r4, #16]
 8005f80:	2000      	movs	r0, #0
 8005f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f86:	bf00      	nop
 8005f88:	080066b0 	.word	0x080066b0

08005f8c <_scanf_i>:
 8005f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f90:	4698      	mov	r8, r3
 8005f92:	4b76      	ldr	r3, [pc, #472]	; (800616c <_scanf_i+0x1e0>)
 8005f94:	460c      	mov	r4, r1
 8005f96:	4682      	mov	sl, r0
 8005f98:	4616      	mov	r6, r2
 8005f9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005f9e:	b087      	sub	sp, #28
 8005fa0:	ab03      	add	r3, sp, #12
 8005fa2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005fa6:	4b72      	ldr	r3, [pc, #456]	; (8006170 <_scanf_i+0x1e4>)
 8005fa8:	69a1      	ldr	r1, [r4, #24]
 8005faa:	4a72      	ldr	r2, [pc, #456]	; (8006174 <_scanf_i+0x1e8>)
 8005fac:	2903      	cmp	r1, #3
 8005fae:	bf18      	it	ne
 8005fb0:	461a      	movne	r2, r3
 8005fb2:	68a3      	ldr	r3, [r4, #8]
 8005fb4:	9201      	str	r2, [sp, #4]
 8005fb6:	1e5a      	subs	r2, r3, #1
 8005fb8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005fbc:	bf88      	it	hi
 8005fbe:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005fc2:	4627      	mov	r7, r4
 8005fc4:	bf82      	ittt	hi
 8005fc6:	eb03 0905 	addhi.w	r9, r3, r5
 8005fca:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005fce:	60a3      	strhi	r3, [r4, #8]
 8005fd0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005fd4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8005fd8:	bf98      	it	ls
 8005fda:	f04f 0900 	movls.w	r9, #0
 8005fde:	6023      	str	r3, [r4, #0]
 8005fe0:	463d      	mov	r5, r7
 8005fe2:	f04f 0b00 	mov.w	fp, #0
 8005fe6:	6831      	ldr	r1, [r6, #0]
 8005fe8:	ab03      	add	r3, sp, #12
 8005fea:	7809      	ldrb	r1, [r1, #0]
 8005fec:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005ff0:	2202      	movs	r2, #2
 8005ff2:	f7fa f905 	bl	8000200 <memchr>
 8005ff6:	b328      	cbz	r0, 8006044 <_scanf_i+0xb8>
 8005ff8:	f1bb 0f01 	cmp.w	fp, #1
 8005ffc:	d159      	bne.n	80060b2 <_scanf_i+0x126>
 8005ffe:	6862      	ldr	r2, [r4, #4]
 8006000:	b92a      	cbnz	r2, 800600e <_scanf_i+0x82>
 8006002:	6822      	ldr	r2, [r4, #0]
 8006004:	2308      	movs	r3, #8
 8006006:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800600a:	6063      	str	r3, [r4, #4]
 800600c:	6022      	str	r2, [r4, #0]
 800600e:	6822      	ldr	r2, [r4, #0]
 8006010:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8006014:	6022      	str	r2, [r4, #0]
 8006016:	68a2      	ldr	r2, [r4, #8]
 8006018:	1e51      	subs	r1, r2, #1
 800601a:	60a1      	str	r1, [r4, #8]
 800601c:	b192      	cbz	r2, 8006044 <_scanf_i+0xb8>
 800601e:	6832      	ldr	r2, [r6, #0]
 8006020:	1c51      	adds	r1, r2, #1
 8006022:	6031      	str	r1, [r6, #0]
 8006024:	7812      	ldrb	r2, [r2, #0]
 8006026:	f805 2b01 	strb.w	r2, [r5], #1
 800602a:	6872      	ldr	r2, [r6, #4]
 800602c:	3a01      	subs	r2, #1
 800602e:	2a00      	cmp	r2, #0
 8006030:	6072      	str	r2, [r6, #4]
 8006032:	dc07      	bgt.n	8006044 <_scanf_i+0xb8>
 8006034:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8006038:	4631      	mov	r1, r6
 800603a:	4650      	mov	r0, sl
 800603c:	4790      	blx	r2
 800603e:	2800      	cmp	r0, #0
 8006040:	f040 8085 	bne.w	800614e <_scanf_i+0x1c2>
 8006044:	f10b 0b01 	add.w	fp, fp, #1
 8006048:	f1bb 0f03 	cmp.w	fp, #3
 800604c:	d1cb      	bne.n	8005fe6 <_scanf_i+0x5a>
 800604e:	6863      	ldr	r3, [r4, #4]
 8006050:	b90b      	cbnz	r3, 8006056 <_scanf_i+0xca>
 8006052:	230a      	movs	r3, #10
 8006054:	6063      	str	r3, [r4, #4]
 8006056:	6863      	ldr	r3, [r4, #4]
 8006058:	4947      	ldr	r1, [pc, #284]	; (8006178 <_scanf_i+0x1ec>)
 800605a:	6960      	ldr	r0, [r4, #20]
 800605c:	1ac9      	subs	r1, r1, r3
 800605e:	f000 f8af 	bl	80061c0 <__sccl>
 8006062:	f04f 0b00 	mov.w	fp, #0
 8006066:	68a3      	ldr	r3, [r4, #8]
 8006068:	6822      	ldr	r2, [r4, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d03d      	beq.n	80060ea <_scanf_i+0x15e>
 800606e:	6831      	ldr	r1, [r6, #0]
 8006070:	6960      	ldr	r0, [r4, #20]
 8006072:	f891 c000 	ldrb.w	ip, [r1]
 8006076:	f810 000c 	ldrb.w	r0, [r0, ip]
 800607a:	2800      	cmp	r0, #0
 800607c:	d035      	beq.n	80060ea <_scanf_i+0x15e>
 800607e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8006082:	d124      	bne.n	80060ce <_scanf_i+0x142>
 8006084:	0510      	lsls	r0, r2, #20
 8006086:	d522      	bpl.n	80060ce <_scanf_i+0x142>
 8006088:	f10b 0b01 	add.w	fp, fp, #1
 800608c:	f1b9 0f00 	cmp.w	r9, #0
 8006090:	d003      	beq.n	800609a <_scanf_i+0x10e>
 8006092:	3301      	adds	r3, #1
 8006094:	f109 39ff 	add.w	r9, r9, #4294967295
 8006098:	60a3      	str	r3, [r4, #8]
 800609a:	6873      	ldr	r3, [r6, #4]
 800609c:	3b01      	subs	r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	6073      	str	r3, [r6, #4]
 80060a2:	dd1b      	ble.n	80060dc <_scanf_i+0x150>
 80060a4:	6833      	ldr	r3, [r6, #0]
 80060a6:	3301      	adds	r3, #1
 80060a8:	6033      	str	r3, [r6, #0]
 80060aa:	68a3      	ldr	r3, [r4, #8]
 80060ac:	3b01      	subs	r3, #1
 80060ae:	60a3      	str	r3, [r4, #8]
 80060b0:	e7d9      	b.n	8006066 <_scanf_i+0xda>
 80060b2:	f1bb 0f02 	cmp.w	fp, #2
 80060b6:	d1ae      	bne.n	8006016 <_scanf_i+0x8a>
 80060b8:	6822      	ldr	r2, [r4, #0]
 80060ba:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80060be:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80060c2:	d1bf      	bne.n	8006044 <_scanf_i+0xb8>
 80060c4:	2310      	movs	r3, #16
 80060c6:	6063      	str	r3, [r4, #4]
 80060c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060cc:	e7a2      	b.n	8006014 <_scanf_i+0x88>
 80060ce:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80060d2:	6022      	str	r2, [r4, #0]
 80060d4:	780b      	ldrb	r3, [r1, #0]
 80060d6:	f805 3b01 	strb.w	r3, [r5], #1
 80060da:	e7de      	b.n	800609a <_scanf_i+0x10e>
 80060dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80060e0:	4631      	mov	r1, r6
 80060e2:	4650      	mov	r0, sl
 80060e4:	4798      	blx	r3
 80060e6:	2800      	cmp	r0, #0
 80060e8:	d0df      	beq.n	80060aa <_scanf_i+0x11e>
 80060ea:	6823      	ldr	r3, [r4, #0]
 80060ec:	05db      	lsls	r3, r3, #23
 80060ee:	d50d      	bpl.n	800610c <_scanf_i+0x180>
 80060f0:	42bd      	cmp	r5, r7
 80060f2:	d909      	bls.n	8006108 <_scanf_i+0x17c>
 80060f4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80060f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80060fc:	4632      	mov	r2, r6
 80060fe:	4650      	mov	r0, sl
 8006100:	4798      	blx	r3
 8006102:	f105 39ff 	add.w	r9, r5, #4294967295
 8006106:	464d      	mov	r5, r9
 8006108:	42bd      	cmp	r5, r7
 800610a:	d02d      	beq.n	8006168 <_scanf_i+0x1dc>
 800610c:	6822      	ldr	r2, [r4, #0]
 800610e:	f012 0210 	ands.w	r2, r2, #16
 8006112:	d113      	bne.n	800613c <_scanf_i+0x1b0>
 8006114:	702a      	strb	r2, [r5, #0]
 8006116:	6863      	ldr	r3, [r4, #4]
 8006118:	9e01      	ldr	r6, [sp, #4]
 800611a:	4639      	mov	r1, r7
 800611c:	4650      	mov	r0, sl
 800611e:	47b0      	blx	r6
 8006120:	6821      	ldr	r1, [r4, #0]
 8006122:	f8d8 3000 	ldr.w	r3, [r8]
 8006126:	f011 0f20 	tst.w	r1, #32
 800612a:	d013      	beq.n	8006154 <_scanf_i+0x1c8>
 800612c:	1d1a      	adds	r2, r3, #4
 800612e:	f8c8 2000 	str.w	r2, [r8]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	6018      	str	r0, [r3, #0]
 8006136:	68e3      	ldr	r3, [r4, #12]
 8006138:	3301      	adds	r3, #1
 800613a:	60e3      	str	r3, [r4, #12]
 800613c:	1bed      	subs	r5, r5, r7
 800613e:	44ab      	add	fp, r5
 8006140:	6925      	ldr	r5, [r4, #16]
 8006142:	445d      	add	r5, fp
 8006144:	6125      	str	r5, [r4, #16]
 8006146:	2000      	movs	r0, #0
 8006148:	b007      	add	sp, #28
 800614a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800614e:	f04f 0b00 	mov.w	fp, #0
 8006152:	e7ca      	b.n	80060ea <_scanf_i+0x15e>
 8006154:	1d1a      	adds	r2, r3, #4
 8006156:	f8c8 2000 	str.w	r2, [r8]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f011 0f01 	tst.w	r1, #1
 8006160:	bf14      	ite	ne
 8006162:	8018      	strhne	r0, [r3, #0]
 8006164:	6018      	streq	r0, [r3, #0]
 8006166:	e7e6      	b.n	8006136 <_scanf_i+0x1aa>
 8006168:	2001      	movs	r0, #1
 800616a:	e7ed      	b.n	8006148 <_scanf_i+0x1bc>
 800616c:	080065d8 	.word	0x080065d8
 8006170:	0800641d 	.word	0x0800641d
 8006174:	08006335 	.word	0x08006335
 8006178:	080066ad 	.word	0x080066ad

0800617c <_read_r>:
 800617c:	b538      	push	{r3, r4, r5, lr}
 800617e:	4d07      	ldr	r5, [pc, #28]	; (800619c <_read_r+0x20>)
 8006180:	4604      	mov	r4, r0
 8006182:	4608      	mov	r0, r1
 8006184:	4611      	mov	r1, r2
 8006186:	2200      	movs	r2, #0
 8006188:	602a      	str	r2, [r5, #0]
 800618a:	461a      	mov	r2, r3
 800618c:	f7fa fff6 	bl	800117c <_read>
 8006190:	1c43      	adds	r3, r0, #1
 8006192:	d102      	bne.n	800619a <_read_r+0x1e>
 8006194:	682b      	ldr	r3, [r5, #0]
 8006196:	b103      	cbz	r3, 800619a <_read_r+0x1e>
 8006198:	6023      	str	r3, [r4, #0]
 800619a:	bd38      	pop	{r3, r4, r5, pc}
 800619c:	200002c0 	.word	0x200002c0

080061a0 <_sbrk_r>:
 80061a0:	b538      	push	{r3, r4, r5, lr}
 80061a2:	4d06      	ldr	r5, [pc, #24]	; (80061bc <_sbrk_r+0x1c>)
 80061a4:	2300      	movs	r3, #0
 80061a6:	4604      	mov	r4, r0
 80061a8:	4608      	mov	r0, r1
 80061aa:	602b      	str	r3, [r5, #0]
 80061ac:	f7fb f838 	bl	8001220 <_sbrk>
 80061b0:	1c43      	adds	r3, r0, #1
 80061b2:	d102      	bne.n	80061ba <_sbrk_r+0x1a>
 80061b4:	682b      	ldr	r3, [r5, #0]
 80061b6:	b103      	cbz	r3, 80061ba <_sbrk_r+0x1a>
 80061b8:	6023      	str	r3, [r4, #0]
 80061ba:	bd38      	pop	{r3, r4, r5, pc}
 80061bc:	200002c0 	.word	0x200002c0

080061c0 <__sccl>:
 80061c0:	b570      	push	{r4, r5, r6, lr}
 80061c2:	780b      	ldrb	r3, [r1, #0]
 80061c4:	4604      	mov	r4, r0
 80061c6:	2b5e      	cmp	r3, #94	; 0x5e
 80061c8:	bf0b      	itete	eq
 80061ca:	784b      	ldrbeq	r3, [r1, #1]
 80061cc:	1c48      	addne	r0, r1, #1
 80061ce:	1c88      	addeq	r0, r1, #2
 80061d0:	2200      	movne	r2, #0
 80061d2:	bf08      	it	eq
 80061d4:	2201      	moveq	r2, #1
 80061d6:	1e61      	subs	r1, r4, #1
 80061d8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80061dc:	f801 2f01 	strb.w	r2, [r1, #1]!
 80061e0:	42a9      	cmp	r1, r5
 80061e2:	d1fb      	bne.n	80061dc <__sccl+0x1c>
 80061e4:	b90b      	cbnz	r3, 80061ea <__sccl+0x2a>
 80061e6:	3801      	subs	r0, #1
 80061e8:	bd70      	pop	{r4, r5, r6, pc}
 80061ea:	f082 0201 	eor.w	r2, r2, #1
 80061ee:	54e2      	strb	r2, [r4, r3]
 80061f0:	4605      	mov	r5, r0
 80061f2:	4628      	mov	r0, r5
 80061f4:	f810 1b01 	ldrb.w	r1, [r0], #1
 80061f8:	292d      	cmp	r1, #45	; 0x2d
 80061fa:	d006      	beq.n	800620a <__sccl+0x4a>
 80061fc:	295d      	cmp	r1, #93	; 0x5d
 80061fe:	d0f3      	beq.n	80061e8 <__sccl+0x28>
 8006200:	b909      	cbnz	r1, 8006206 <__sccl+0x46>
 8006202:	4628      	mov	r0, r5
 8006204:	e7f0      	b.n	80061e8 <__sccl+0x28>
 8006206:	460b      	mov	r3, r1
 8006208:	e7f1      	b.n	80061ee <__sccl+0x2e>
 800620a:	786e      	ldrb	r6, [r5, #1]
 800620c:	2e5d      	cmp	r6, #93	; 0x5d
 800620e:	d0fa      	beq.n	8006206 <__sccl+0x46>
 8006210:	42b3      	cmp	r3, r6
 8006212:	dcf8      	bgt.n	8006206 <__sccl+0x46>
 8006214:	3502      	adds	r5, #2
 8006216:	4619      	mov	r1, r3
 8006218:	3101      	adds	r1, #1
 800621a:	428e      	cmp	r6, r1
 800621c:	5462      	strb	r2, [r4, r1]
 800621e:	dcfb      	bgt.n	8006218 <__sccl+0x58>
 8006220:	1af1      	subs	r1, r6, r3
 8006222:	3901      	subs	r1, #1
 8006224:	1c58      	adds	r0, r3, #1
 8006226:	42b3      	cmp	r3, r6
 8006228:	bfa8      	it	ge
 800622a:	2100      	movge	r1, #0
 800622c:	1843      	adds	r3, r0, r1
 800622e:	e7e0      	b.n	80061f2 <__sccl+0x32>

08006230 <_strtol_l.constprop.0>:
 8006230:	2b01      	cmp	r3, #1
 8006232:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006236:	d001      	beq.n	800623c <_strtol_l.constprop.0+0xc>
 8006238:	2b24      	cmp	r3, #36	; 0x24
 800623a:	d906      	bls.n	800624a <_strtol_l.constprop.0+0x1a>
 800623c:	f7fe ff6c 	bl	8005118 <__errno>
 8006240:	2316      	movs	r3, #22
 8006242:	6003      	str	r3, [r0, #0]
 8006244:	2000      	movs	r0, #0
 8006246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800624a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006330 <_strtol_l.constprop.0+0x100>
 800624e:	460d      	mov	r5, r1
 8006250:	462e      	mov	r6, r5
 8006252:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006256:	f814 700c 	ldrb.w	r7, [r4, ip]
 800625a:	f017 0708 	ands.w	r7, r7, #8
 800625e:	d1f7      	bne.n	8006250 <_strtol_l.constprop.0+0x20>
 8006260:	2c2d      	cmp	r4, #45	; 0x2d
 8006262:	d132      	bne.n	80062ca <_strtol_l.constprop.0+0x9a>
 8006264:	782c      	ldrb	r4, [r5, #0]
 8006266:	2701      	movs	r7, #1
 8006268:	1cb5      	adds	r5, r6, #2
 800626a:	2b00      	cmp	r3, #0
 800626c:	d05b      	beq.n	8006326 <_strtol_l.constprop.0+0xf6>
 800626e:	2b10      	cmp	r3, #16
 8006270:	d109      	bne.n	8006286 <_strtol_l.constprop.0+0x56>
 8006272:	2c30      	cmp	r4, #48	; 0x30
 8006274:	d107      	bne.n	8006286 <_strtol_l.constprop.0+0x56>
 8006276:	782c      	ldrb	r4, [r5, #0]
 8006278:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800627c:	2c58      	cmp	r4, #88	; 0x58
 800627e:	d14d      	bne.n	800631c <_strtol_l.constprop.0+0xec>
 8006280:	786c      	ldrb	r4, [r5, #1]
 8006282:	2310      	movs	r3, #16
 8006284:	3502      	adds	r5, #2
 8006286:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800628a:	f108 38ff 	add.w	r8, r8, #4294967295
 800628e:	f04f 0c00 	mov.w	ip, #0
 8006292:	fbb8 f9f3 	udiv	r9, r8, r3
 8006296:	4666      	mov	r6, ip
 8006298:	fb03 8a19 	mls	sl, r3, r9, r8
 800629c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80062a0:	f1be 0f09 	cmp.w	lr, #9
 80062a4:	d816      	bhi.n	80062d4 <_strtol_l.constprop.0+0xa4>
 80062a6:	4674      	mov	r4, lr
 80062a8:	42a3      	cmp	r3, r4
 80062aa:	dd24      	ble.n	80062f6 <_strtol_l.constprop.0+0xc6>
 80062ac:	f1bc 0f00 	cmp.w	ip, #0
 80062b0:	db1e      	blt.n	80062f0 <_strtol_l.constprop.0+0xc0>
 80062b2:	45b1      	cmp	r9, r6
 80062b4:	d31c      	bcc.n	80062f0 <_strtol_l.constprop.0+0xc0>
 80062b6:	d101      	bne.n	80062bc <_strtol_l.constprop.0+0x8c>
 80062b8:	45a2      	cmp	sl, r4
 80062ba:	db19      	blt.n	80062f0 <_strtol_l.constprop.0+0xc0>
 80062bc:	fb06 4603 	mla	r6, r6, r3, r4
 80062c0:	f04f 0c01 	mov.w	ip, #1
 80062c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80062c8:	e7e8      	b.n	800629c <_strtol_l.constprop.0+0x6c>
 80062ca:	2c2b      	cmp	r4, #43	; 0x2b
 80062cc:	bf04      	itt	eq
 80062ce:	782c      	ldrbeq	r4, [r5, #0]
 80062d0:	1cb5      	addeq	r5, r6, #2
 80062d2:	e7ca      	b.n	800626a <_strtol_l.constprop.0+0x3a>
 80062d4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80062d8:	f1be 0f19 	cmp.w	lr, #25
 80062dc:	d801      	bhi.n	80062e2 <_strtol_l.constprop.0+0xb2>
 80062de:	3c37      	subs	r4, #55	; 0x37
 80062e0:	e7e2      	b.n	80062a8 <_strtol_l.constprop.0+0x78>
 80062e2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80062e6:	f1be 0f19 	cmp.w	lr, #25
 80062ea:	d804      	bhi.n	80062f6 <_strtol_l.constprop.0+0xc6>
 80062ec:	3c57      	subs	r4, #87	; 0x57
 80062ee:	e7db      	b.n	80062a8 <_strtol_l.constprop.0+0x78>
 80062f0:	f04f 3cff 	mov.w	ip, #4294967295
 80062f4:	e7e6      	b.n	80062c4 <_strtol_l.constprop.0+0x94>
 80062f6:	f1bc 0f00 	cmp.w	ip, #0
 80062fa:	da05      	bge.n	8006308 <_strtol_l.constprop.0+0xd8>
 80062fc:	2322      	movs	r3, #34	; 0x22
 80062fe:	6003      	str	r3, [r0, #0]
 8006300:	4646      	mov	r6, r8
 8006302:	b942      	cbnz	r2, 8006316 <_strtol_l.constprop.0+0xe6>
 8006304:	4630      	mov	r0, r6
 8006306:	e79e      	b.n	8006246 <_strtol_l.constprop.0+0x16>
 8006308:	b107      	cbz	r7, 800630c <_strtol_l.constprop.0+0xdc>
 800630a:	4276      	negs	r6, r6
 800630c:	2a00      	cmp	r2, #0
 800630e:	d0f9      	beq.n	8006304 <_strtol_l.constprop.0+0xd4>
 8006310:	f1bc 0f00 	cmp.w	ip, #0
 8006314:	d000      	beq.n	8006318 <_strtol_l.constprop.0+0xe8>
 8006316:	1e69      	subs	r1, r5, #1
 8006318:	6011      	str	r1, [r2, #0]
 800631a:	e7f3      	b.n	8006304 <_strtol_l.constprop.0+0xd4>
 800631c:	2430      	movs	r4, #48	; 0x30
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1b1      	bne.n	8006286 <_strtol_l.constprop.0+0x56>
 8006322:	2308      	movs	r3, #8
 8006324:	e7af      	b.n	8006286 <_strtol_l.constprop.0+0x56>
 8006326:	2c30      	cmp	r4, #48	; 0x30
 8006328:	d0a5      	beq.n	8006276 <_strtol_l.constprop.0+0x46>
 800632a:	230a      	movs	r3, #10
 800632c:	e7ab      	b.n	8006286 <_strtol_l.constprop.0+0x56>
 800632e:	bf00      	nop
 8006330:	080066b0 	.word	0x080066b0

08006334 <_strtol_r>:
 8006334:	f7ff bf7c 	b.w	8006230 <_strtol_l.constprop.0>

08006338 <_strtoul_l.constprop.0>:
 8006338:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800633c:	4f36      	ldr	r7, [pc, #216]	; (8006418 <_strtoul_l.constprop.0+0xe0>)
 800633e:	4686      	mov	lr, r0
 8006340:	460d      	mov	r5, r1
 8006342:	4628      	mov	r0, r5
 8006344:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006348:	5de6      	ldrb	r6, [r4, r7]
 800634a:	f016 0608 	ands.w	r6, r6, #8
 800634e:	d1f8      	bne.n	8006342 <_strtoul_l.constprop.0+0xa>
 8006350:	2c2d      	cmp	r4, #45	; 0x2d
 8006352:	d12f      	bne.n	80063b4 <_strtoul_l.constprop.0+0x7c>
 8006354:	782c      	ldrb	r4, [r5, #0]
 8006356:	2601      	movs	r6, #1
 8006358:	1c85      	adds	r5, r0, #2
 800635a:	2b00      	cmp	r3, #0
 800635c:	d057      	beq.n	800640e <_strtoul_l.constprop.0+0xd6>
 800635e:	2b10      	cmp	r3, #16
 8006360:	d109      	bne.n	8006376 <_strtoul_l.constprop.0+0x3e>
 8006362:	2c30      	cmp	r4, #48	; 0x30
 8006364:	d107      	bne.n	8006376 <_strtoul_l.constprop.0+0x3e>
 8006366:	7828      	ldrb	r0, [r5, #0]
 8006368:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800636c:	2858      	cmp	r0, #88	; 0x58
 800636e:	d149      	bne.n	8006404 <_strtoul_l.constprop.0+0xcc>
 8006370:	786c      	ldrb	r4, [r5, #1]
 8006372:	2310      	movs	r3, #16
 8006374:	3502      	adds	r5, #2
 8006376:	f04f 38ff 	mov.w	r8, #4294967295
 800637a:	2700      	movs	r7, #0
 800637c:	fbb8 f8f3 	udiv	r8, r8, r3
 8006380:	fb03 f908 	mul.w	r9, r3, r8
 8006384:	ea6f 0909 	mvn.w	r9, r9
 8006388:	4638      	mov	r0, r7
 800638a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800638e:	f1bc 0f09 	cmp.w	ip, #9
 8006392:	d814      	bhi.n	80063be <_strtoul_l.constprop.0+0x86>
 8006394:	4664      	mov	r4, ip
 8006396:	42a3      	cmp	r3, r4
 8006398:	dd22      	ble.n	80063e0 <_strtoul_l.constprop.0+0xa8>
 800639a:	2f00      	cmp	r7, #0
 800639c:	db1d      	blt.n	80063da <_strtoul_l.constprop.0+0xa2>
 800639e:	4580      	cmp	r8, r0
 80063a0:	d31b      	bcc.n	80063da <_strtoul_l.constprop.0+0xa2>
 80063a2:	d101      	bne.n	80063a8 <_strtoul_l.constprop.0+0x70>
 80063a4:	45a1      	cmp	r9, r4
 80063a6:	db18      	blt.n	80063da <_strtoul_l.constprop.0+0xa2>
 80063a8:	fb00 4003 	mla	r0, r0, r3, r4
 80063ac:	2701      	movs	r7, #1
 80063ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80063b2:	e7ea      	b.n	800638a <_strtoul_l.constprop.0+0x52>
 80063b4:	2c2b      	cmp	r4, #43	; 0x2b
 80063b6:	bf04      	itt	eq
 80063b8:	782c      	ldrbeq	r4, [r5, #0]
 80063ba:	1c85      	addeq	r5, r0, #2
 80063bc:	e7cd      	b.n	800635a <_strtoul_l.constprop.0+0x22>
 80063be:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80063c2:	f1bc 0f19 	cmp.w	ip, #25
 80063c6:	d801      	bhi.n	80063cc <_strtoul_l.constprop.0+0x94>
 80063c8:	3c37      	subs	r4, #55	; 0x37
 80063ca:	e7e4      	b.n	8006396 <_strtoul_l.constprop.0+0x5e>
 80063cc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80063d0:	f1bc 0f19 	cmp.w	ip, #25
 80063d4:	d804      	bhi.n	80063e0 <_strtoul_l.constprop.0+0xa8>
 80063d6:	3c57      	subs	r4, #87	; 0x57
 80063d8:	e7dd      	b.n	8006396 <_strtoul_l.constprop.0+0x5e>
 80063da:	f04f 37ff 	mov.w	r7, #4294967295
 80063de:	e7e6      	b.n	80063ae <_strtoul_l.constprop.0+0x76>
 80063e0:	2f00      	cmp	r7, #0
 80063e2:	da07      	bge.n	80063f4 <_strtoul_l.constprop.0+0xbc>
 80063e4:	2322      	movs	r3, #34	; 0x22
 80063e6:	f8ce 3000 	str.w	r3, [lr]
 80063ea:	f04f 30ff 	mov.w	r0, #4294967295
 80063ee:	b932      	cbnz	r2, 80063fe <_strtoul_l.constprop.0+0xc6>
 80063f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063f4:	b106      	cbz	r6, 80063f8 <_strtoul_l.constprop.0+0xc0>
 80063f6:	4240      	negs	r0, r0
 80063f8:	2a00      	cmp	r2, #0
 80063fa:	d0f9      	beq.n	80063f0 <_strtoul_l.constprop.0+0xb8>
 80063fc:	b107      	cbz	r7, 8006400 <_strtoul_l.constprop.0+0xc8>
 80063fe:	1e69      	subs	r1, r5, #1
 8006400:	6011      	str	r1, [r2, #0]
 8006402:	e7f5      	b.n	80063f0 <_strtoul_l.constprop.0+0xb8>
 8006404:	2430      	movs	r4, #48	; 0x30
 8006406:	2b00      	cmp	r3, #0
 8006408:	d1b5      	bne.n	8006376 <_strtoul_l.constprop.0+0x3e>
 800640a:	2308      	movs	r3, #8
 800640c:	e7b3      	b.n	8006376 <_strtoul_l.constprop.0+0x3e>
 800640e:	2c30      	cmp	r4, #48	; 0x30
 8006410:	d0a9      	beq.n	8006366 <_strtoul_l.constprop.0+0x2e>
 8006412:	230a      	movs	r3, #10
 8006414:	e7af      	b.n	8006376 <_strtoul_l.constprop.0+0x3e>
 8006416:	bf00      	nop
 8006418:	080066b0 	.word	0x080066b0

0800641c <_strtoul_r>:
 800641c:	f7ff bf8c 	b.w	8006338 <_strtoul_l.constprop.0>

08006420 <__submore>:
 8006420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006424:	460c      	mov	r4, r1
 8006426:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006428:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800642c:	4299      	cmp	r1, r3
 800642e:	d11d      	bne.n	800646c <__submore+0x4c>
 8006430:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006434:	f7ff fb0a 	bl	8005a4c <_malloc_r>
 8006438:	b918      	cbnz	r0, 8006442 <__submore+0x22>
 800643a:	f04f 30ff 	mov.w	r0, #4294967295
 800643e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006442:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006446:	63a3      	str	r3, [r4, #56]	; 0x38
 8006448:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800644c:	6360      	str	r0, [r4, #52]	; 0x34
 800644e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8006452:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006456:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800645a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800645e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8006462:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8006466:	6020      	str	r0, [r4, #0]
 8006468:	2000      	movs	r0, #0
 800646a:	e7e8      	b.n	800643e <__submore+0x1e>
 800646c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800646e:	0077      	lsls	r7, r6, #1
 8006470:	463a      	mov	r2, r7
 8006472:	f000 f84b 	bl	800650c <_realloc_r>
 8006476:	4605      	mov	r5, r0
 8006478:	2800      	cmp	r0, #0
 800647a:	d0de      	beq.n	800643a <__submore+0x1a>
 800647c:	eb00 0806 	add.w	r8, r0, r6
 8006480:	4601      	mov	r1, r0
 8006482:	4632      	mov	r2, r6
 8006484:	4640      	mov	r0, r8
 8006486:	f000 f827 	bl	80064d8 <memcpy>
 800648a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800648e:	f8c4 8000 	str.w	r8, [r4]
 8006492:	e7e9      	b.n	8006468 <__submore+0x48>

08006494 <_fstat_r>:
 8006494:	b538      	push	{r3, r4, r5, lr}
 8006496:	4d07      	ldr	r5, [pc, #28]	; (80064b4 <_fstat_r+0x20>)
 8006498:	2300      	movs	r3, #0
 800649a:	4604      	mov	r4, r0
 800649c:	4608      	mov	r0, r1
 800649e:	4611      	mov	r1, r2
 80064a0:	602b      	str	r3, [r5, #0]
 80064a2:	f7fa fe94 	bl	80011ce <_fstat>
 80064a6:	1c43      	adds	r3, r0, #1
 80064a8:	d102      	bne.n	80064b0 <_fstat_r+0x1c>
 80064aa:	682b      	ldr	r3, [r5, #0]
 80064ac:	b103      	cbz	r3, 80064b0 <_fstat_r+0x1c>
 80064ae:	6023      	str	r3, [r4, #0]
 80064b0:	bd38      	pop	{r3, r4, r5, pc}
 80064b2:	bf00      	nop
 80064b4:	200002c0 	.word	0x200002c0

080064b8 <_isatty_r>:
 80064b8:	b538      	push	{r3, r4, r5, lr}
 80064ba:	4d06      	ldr	r5, [pc, #24]	; (80064d4 <_isatty_r+0x1c>)
 80064bc:	2300      	movs	r3, #0
 80064be:	4604      	mov	r4, r0
 80064c0:	4608      	mov	r0, r1
 80064c2:	602b      	str	r3, [r5, #0]
 80064c4:	f7fa fe93 	bl	80011ee <_isatty>
 80064c8:	1c43      	adds	r3, r0, #1
 80064ca:	d102      	bne.n	80064d2 <_isatty_r+0x1a>
 80064cc:	682b      	ldr	r3, [r5, #0]
 80064ce:	b103      	cbz	r3, 80064d2 <_isatty_r+0x1a>
 80064d0:	6023      	str	r3, [r4, #0]
 80064d2:	bd38      	pop	{r3, r4, r5, pc}
 80064d4:	200002c0 	.word	0x200002c0

080064d8 <memcpy>:
 80064d8:	440a      	add	r2, r1
 80064da:	4291      	cmp	r1, r2
 80064dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80064e0:	d100      	bne.n	80064e4 <memcpy+0xc>
 80064e2:	4770      	bx	lr
 80064e4:	b510      	push	{r4, lr}
 80064e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064ee:	4291      	cmp	r1, r2
 80064f0:	d1f9      	bne.n	80064e6 <memcpy+0xe>
 80064f2:	bd10      	pop	{r4, pc}

080064f4 <__malloc_lock>:
 80064f4:	4801      	ldr	r0, [pc, #4]	; (80064fc <__malloc_lock+0x8>)
 80064f6:	f7ff b9c3 	b.w	8005880 <__retarget_lock_acquire_recursive>
 80064fa:	bf00      	nop
 80064fc:	200002b4 	.word	0x200002b4

08006500 <__malloc_unlock>:
 8006500:	4801      	ldr	r0, [pc, #4]	; (8006508 <__malloc_unlock+0x8>)
 8006502:	f7ff b9be 	b.w	8005882 <__retarget_lock_release_recursive>
 8006506:	bf00      	nop
 8006508:	200002b4 	.word	0x200002b4

0800650c <_realloc_r>:
 800650c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006510:	4680      	mov	r8, r0
 8006512:	4614      	mov	r4, r2
 8006514:	460e      	mov	r6, r1
 8006516:	b921      	cbnz	r1, 8006522 <_realloc_r+0x16>
 8006518:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800651c:	4611      	mov	r1, r2
 800651e:	f7ff ba95 	b.w	8005a4c <_malloc_r>
 8006522:	b92a      	cbnz	r2, 8006530 <_realloc_r+0x24>
 8006524:	f7ff fa26 	bl	8005974 <_free_r>
 8006528:	4625      	mov	r5, r4
 800652a:	4628      	mov	r0, r5
 800652c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006530:	f000 f81b 	bl	800656a <_malloc_usable_size_r>
 8006534:	4284      	cmp	r4, r0
 8006536:	4607      	mov	r7, r0
 8006538:	d802      	bhi.n	8006540 <_realloc_r+0x34>
 800653a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800653e:	d812      	bhi.n	8006566 <_realloc_r+0x5a>
 8006540:	4621      	mov	r1, r4
 8006542:	4640      	mov	r0, r8
 8006544:	f7ff fa82 	bl	8005a4c <_malloc_r>
 8006548:	4605      	mov	r5, r0
 800654a:	2800      	cmp	r0, #0
 800654c:	d0ed      	beq.n	800652a <_realloc_r+0x1e>
 800654e:	42bc      	cmp	r4, r7
 8006550:	4622      	mov	r2, r4
 8006552:	4631      	mov	r1, r6
 8006554:	bf28      	it	cs
 8006556:	463a      	movcs	r2, r7
 8006558:	f7ff ffbe 	bl	80064d8 <memcpy>
 800655c:	4631      	mov	r1, r6
 800655e:	4640      	mov	r0, r8
 8006560:	f7ff fa08 	bl	8005974 <_free_r>
 8006564:	e7e1      	b.n	800652a <_realloc_r+0x1e>
 8006566:	4635      	mov	r5, r6
 8006568:	e7df      	b.n	800652a <_realloc_r+0x1e>

0800656a <_malloc_usable_size_r>:
 800656a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800656e:	1f18      	subs	r0, r3, #4
 8006570:	2b00      	cmp	r3, #0
 8006572:	bfbc      	itt	lt
 8006574:	580b      	ldrlt	r3, [r1, r0]
 8006576:	18c0      	addlt	r0, r0, r3
 8006578:	4770      	bx	lr
	...

0800657c <_init>:
 800657c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800657e:	bf00      	nop
 8006580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006582:	bc08      	pop	{r3}
 8006584:	469e      	mov	lr, r3
 8006586:	4770      	bx	lr

08006588 <_fini>:
 8006588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800658a:	bf00      	nop
 800658c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800658e:	bc08      	pop	{r3}
 8006590:	469e      	mov	lr, r3
 8006592:	4770      	bx	lr
