Classic Timing Analyzer report for uni_shift_reg
Sun Jan 03 15:46:30 2016
Quartus II 64-Bit Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLOCK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+----------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.592 ns                                       ; RESET    ; hold[15]    ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.480 ns                                       ; hold[4]  ; DATA_OUT[4] ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.024 ns                                      ; shift_in ; hold[0]     ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[3]  ; hold[2]     ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+-------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                     ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[3]  ; hold[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.871 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[7]  ; hold[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[14] ; hold[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[7]  ; hold[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.868 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[3]  ; hold[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.866 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[15] ; hold[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[2]  ; hold[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[8]  ; hold[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[11] ; hold[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[10] ; hold[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[8]  ; hold[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[11] ; hold[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[4]  ; hold[5]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[2]  ; hold[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[1]  ; hold[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[9]  ; hold[8]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[6]  ; hold[7]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[13] ; hold[12] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[14] ; hold[15] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[13] ; hold[14] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.562 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[6]  ; hold[5]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.561 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[1]  ; hold[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[10] ; hold[9]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[9]  ; hold[10] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[12] ; hold[13] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.559 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[0]  ; hold[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[4]  ; hold[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[12] ; hold[11] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[5]  ; hold[4]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; hold[5]  ; hold[6]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.550 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+--------------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To       ; To Clock ;
+-------+--------------+------------+--------------+----------+----------+
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[0]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[1]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[2]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[3]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[4]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[5]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[6]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[7]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[8]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[9]  ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[10] ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[11] ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[12] ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[13] ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[14] ; CLOCK    ;
; N/A   ; None         ; 5.592 ns   ; RESET        ; hold[15] ; CLOCK    ;
; N/A   ; None         ; 4.781 ns   ; DATA_IN[14]  ; hold[14] ; CLOCK    ;
; N/A   ; None         ; 4.621 ns   ; DATA_IN[1]   ; hold[1]  ; CLOCK    ;
; N/A   ; None         ; 4.589 ns   ; DATA_IN[15]  ; hold[15] ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[0]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[1]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[2]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[3]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[4]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[5]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[6]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[7]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[8]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[9]  ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[10] ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[11] ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[12] ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[13] ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[14] ; CLOCK    ;
; N/A   ; None         ; 4.240 ns   ; Sel_logic[0] ; hold[15] ; CLOCK    ;
; N/A   ; None         ; 4.102 ns   ; DATA_IN[13]  ; hold[13] ; CLOCK    ;
; N/A   ; None         ; 3.871 ns   ; DATA_IN[6]   ; hold[6]  ; CLOCK    ;
; N/A   ; None         ; 3.791 ns   ; DATA_IN[2]   ; hold[2]  ; CLOCK    ;
; N/A   ; None         ; 3.791 ns   ; DATA_IN[0]   ; hold[0]  ; CLOCK    ;
; N/A   ; None         ; 3.774 ns   ; DATA_IN[3]   ; hold[3]  ; CLOCK    ;
; N/A   ; None         ; 3.764 ns   ; DATA_IN[4]   ; hold[4]  ; CLOCK    ;
; N/A   ; None         ; 3.719 ns   ; DATA_IN[11]  ; hold[11] ; CLOCK    ;
; N/A   ; None         ; 3.630 ns   ; DATA_IN[9]   ; hold[9]  ; CLOCK    ;
; N/A   ; None         ; 3.587 ns   ; DATA_IN[8]   ; hold[8]  ; CLOCK    ;
; N/A   ; None         ; 3.556 ns   ; DATA_IN[7]   ; hold[7]  ; CLOCK    ;
; N/A   ; None         ; 3.541 ns   ; DATA_IN[5]   ; hold[5]  ; CLOCK    ;
; N/A   ; None         ; 3.506 ns   ; DATA_IN[12]  ; hold[12] ; CLOCK    ;
; N/A   ; None         ; 3.380 ns   ; DATA_IN[10]  ; hold[10] ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[0]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[1]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[2]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[3]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[4]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[5]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[6]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[7]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[8]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[9]  ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[10] ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[11] ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[12] ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[13] ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[14] ; CLOCK    ;
; N/A   ; None         ; 1.464 ns   ; Sel_logic[1] ; hold[15] ; CLOCK    ;
; N/A   ; None         ; 0.256 ns   ; shift_in     ; hold[15] ; CLOCK    ;
; N/A   ; None         ; 0.254 ns   ; shift_in     ; hold[0]  ; CLOCK    ;
+-------+--------------+------------+--------------+----------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+----------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To           ; From Clock ;
+-------+--------------+------------+----------+--------------+------------+
; N/A   ; None         ; 7.480 ns   ; hold[4]  ; DATA_OUT[4]  ; CLOCK      ;
; N/A   ; None         ; 7.245 ns   ; hold[11] ; DATA_OUT[11] ; CLOCK      ;
; N/A   ; None         ; 7.105 ns   ; hold[7]  ; DATA_OUT[7]  ; CLOCK      ;
; N/A   ; None         ; 6.868 ns   ; hold[3]  ; DATA_OUT[3]  ; CLOCK      ;
; N/A   ; None         ; 6.859 ns   ; hold[9]  ; DATA_OUT[9]  ; CLOCK      ;
; N/A   ; None         ; 6.859 ns   ; hold[0]  ; DATA_OUT[0]  ; CLOCK      ;
; N/A   ; None         ; 6.856 ns   ; hold[1]  ; DATA_OUT[1]  ; CLOCK      ;
; N/A   ; None         ; 6.824 ns   ; hold[10] ; DATA_OUT[10] ; CLOCK      ;
; N/A   ; None         ; 6.675 ns   ; hold[5]  ; DATA_OUT[5]  ; CLOCK      ;
; N/A   ; None         ; 6.663 ns   ; hold[8]  ; DATA_OUT[8]  ; CLOCK      ;
; N/A   ; None         ; 6.656 ns   ; hold[2]  ; DATA_OUT[2]  ; CLOCK      ;
; N/A   ; None         ; 6.612 ns   ; hold[13] ; DATA_OUT[13] ; CLOCK      ;
; N/A   ; None         ; 6.466 ns   ; hold[14] ; DATA_OUT[14] ; CLOCK      ;
; N/A   ; None         ; 6.409 ns   ; hold[6]  ; DATA_OUT[6]  ; CLOCK      ;
; N/A   ; None         ; 6.406 ns   ; hold[12] ; DATA_OUT[12] ; CLOCK      ;
; N/A   ; None         ; 6.388 ns   ; hold[15] ; DATA_OUT[15] ; CLOCK      ;
+-------+--------------+------------+----------+--------------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+--------------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To       ; To Clock ;
+---------------+-------------+-----------+--------------+----------+----------+
; N/A           ; None        ; -0.024 ns ; shift_in     ; hold[0]  ; CLOCK    ;
; N/A           ; None        ; -0.026 ns ; shift_in     ; hold[15] ; CLOCK    ;
; N/A           ; None        ; -0.062 ns ; Sel_logic[1] ; hold[15] ; CLOCK    ;
; N/A           ; None        ; -0.065 ns ; Sel_logic[1] ; hold[6]  ; CLOCK    ;
; N/A           ; None        ; -0.065 ns ; Sel_logic[1] ; hold[14] ; CLOCK    ;
; N/A           ; None        ; -0.069 ns ; Sel_logic[1] ; hold[2]  ; CLOCK    ;
; N/A           ; None        ; -0.069 ns ; Sel_logic[1] ; hold[13] ; CLOCK    ;
; N/A           ; None        ; -0.089 ns ; Sel_logic[1] ; hold[4]  ; CLOCK    ;
; N/A           ; None        ; -0.090 ns ; Sel_logic[1] ; hold[0]  ; CLOCK    ;
; N/A           ; None        ; -0.096 ns ; Sel_logic[1] ; hold[8]  ; CLOCK    ;
; N/A           ; None        ; -0.338 ns ; Sel_logic[1] ; hold[1]  ; CLOCK    ;
; N/A           ; None        ; -0.352 ns ; Sel_logic[1] ; hold[7]  ; CLOCK    ;
; N/A           ; None        ; -0.352 ns ; Sel_logic[1] ; hold[10] ; CLOCK    ;
; N/A           ; None        ; -0.363 ns ; Sel_logic[1] ; hold[5]  ; CLOCK    ;
; N/A           ; None        ; -0.372 ns ; Sel_logic[1] ; hold[11] ; CLOCK    ;
; N/A           ; None        ; -0.373 ns ; Sel_logic[1] ; hold[12] ; CLOCK    ;
; N/A           ; None        ; -0.378 ns ; Sel_logic[1] ; hold[9]  ; CLOCK    ;
; N/A           ; None        ; -0.379 ns ; Sel_logic[1] ; hold[3]  ; CLOCK    ;
; N/A           ; None        ; -3.150 ns ; DATA_IN[10]  ; hold[10] ; CLOCK    ;
; N/A           ; None        ; -3.276 ns ; DATA_IN[12]  ; hold[12] ; CLOCK    ;
; N/A           ; None        ; -3.311 ns ; DATA_IN[5]   ; hold[5]  ; CLOCK    ;
; N/A           ; None        ; -3.326 ns ; DATA_IN[7]   ; hold[7]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[0]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[1]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[2]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[3]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[4]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[5]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[6]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[7]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[8]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[9]  ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[10] ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[11] ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[12] ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[13] ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[14] ; CLOCK    ;
; N/A           ; None        ; -3.354 ns ; Sel_logic[0] ; hold[15] ; CLOCK    ;
; N/A           ; None        ; -3.357 ns ; DATA_IN[8]   ; hold[8]  ; CLOCK    ;
; N/A           ; None        ; -3.400 ns ; DATA_IN[9]   ; hold[9]  ; CLOCK    ;
; N/A           ; None        ; -3.489 ns ; DATA_IN[11]  ; hold[11] ; CLOCK    ;
; N/A           ; None        ; -3.534 ns ; DATA_IN[4]   ; hold[4]  ; CLOCK    ;
; N/A           ; None        ; -3.544 ns ; DATA_IN[3]   ; hold[3]  ; CLOCK    ;
; N/A           ; None        ; -3.561 ns ; DATA_IN[2]   ; hold[2]  ; CLOCK    ;
; N/A           ; None        ; -3.561 ns ; DATA_IN[0]   ; hold[0]  ; CLOCK    ;
; N/A           ; None        ; -3.641 ns ; DATA_IN[6]   ; hold[6]  ; CLOCK    ;
; N/A           ; None        ; -3.872 ns ; DATA_IN[13]  ; hold[13] ; CLOCK    ;
; N/A           ; None        ; -4.359 ns ; DATA_IN[15]  ; hold[15] ; CLOCK    ;
; N/A           ; None        ; -4.391 ns ; DATA_IN[1]   ; hold[1]  ; CLOCK    ;
; N/A           ; None        ; -4.551 ns ; DATA_IN[14]  ; hold[14] ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[0]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[1]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[2]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[3]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[4]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[5]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[6]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[7]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[8]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[9]  ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[10] ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[11] ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[12] ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[13] ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[14] ; CLOCK    ;
; N/A           ; None        ; -5.362 ns ; RESET        ; hold[15] ; CLOCK    ;
+---------------+-------------+-----------+--------------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Sun Jan 03 15:46:13 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uni_shift_reg -c uni_shift_reg --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: Clock "CLOCK" Internal fmax is restricted to 420.17 MHz between source register "hold[3]" and destination register "hold[2]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.871 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y34_N17; Fanout = 3; REG Node = 'hold[3]'
            Info: 2: + IC(0.349 ns) + CELL(0.438 ns) = 0.787 ns; Loc. = LCCOMB_X15_Y34_N4; Fanout = 1; COMB Node = 'Mux13~16'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.871 ns; Loc. = LCFF_X15_Y34_N5; Fanout = 3; REG Node = 'hold[2]'
            Info: Total cell delay = 0.522 ns ( 59.93 % )
            Info: Total interconnect delay = 0.349 ns ( 40.07 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 2.694 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X15_Y34_N5; Fanout = 3; REG Node = 'hold[2]'
                Info: Total cell delay = 1.536 ns ( 57.02 % )
                Info: Total interconnect delay = 1.158 ns ( 42.98 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 2.694 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X15_Y34_N17; Fanout = 3; REG Node = 'hold[3]'
                Info: Total cell delay = 1.536 ns ( 57.02 % )
                Info: Total interconnect delay = 1.158 ns ( 42.98 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "hold[0]" (data pin = "RESET", clock pin = "CLOCK") is 5.592 ns
    Info: + Longest pin to register delay is 8.322 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AA10; Fanout = 1; PIN Node = 'RESET'
        Info: 2: + IC(6.097 ns) + CELL(0.378 ns) = 7.295 ns; Loc. = LCCOMB_X14_Y34_N14; Fanout = 16; COMB Node = 'hold[0]~74'
        Info: 3: + IC(0.367 ns) + CELL(0.660 ns) = 8.322 ns; Loc. = LCFF_X15_Y34_N29; Fanout = 2; REG Node = 'hold[0]'
        Info: Total cell delay = 1.858 ns ( 22.33 % )
        Info: Total interconnect delay = 6.464 ns ( 77.67 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X15_Y34_N29; Fanout = 2; REG Node = 'hold[0]'
        Info: Total cell delay = 1.536 ns ( 57.02 % )
        Info: Total interconnect delay = 1.158 ns ( 42.98 % )
Info: tco from clock "CLOCK" to destination pin "DATA_OUT[4]" through register "hold[4]" is 7.480 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 2.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X15_Y34_N27; Fanout = 3; REG Node = 'hold[4]'
        Info: Total cell delay = 1.536 ns ( 57.02 % )
        Info: Total interconnect delay = 1.158 ns ( 42.98 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.536 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y34_N27; Fanout = 3; REG Node = 'hold[4]'
        Info: 2: + IC(1.874 ns) + CELL(2.662 ns) = 4.536 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'DATA_OUT[4]'
        Info: Total cell delay = 2.662 ns ( 58.69 % )
        Info: Total interconnect delay = 1.874 ns ( 41.31 % )
Info: th for register "hold[0]" (data pin = "shift_in", clock pin = "CLOCK") is -0.024 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X15_Y34_N29; Fanout = 2; REG Node = 'hold[0]'
        Info: Total cell delay = 1.536 ns ( 57.02 % )
        Info: Total interconnect delay = 1.158 ns ( 42.98 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.984 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'shift_in'
        Info: 2: + IC(1.484 ns) + CELL(0.437 ns) = 2.900 ns; Loc. = LCCOMB_X15_Y34_N28; Fanout = 1; COMB Node = 'Mux15~16'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.984 ns; Loc. = LCFF_X15_Y34_N29; Fanout = 2; REG Node = 'hold[0]'
        Info: Total cell delay = 1.500 ns ( 50.27 % )
        Info: Total interconnect delay = 1.484 ns ( 49.73 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 230 megabytes of memory during processing
    Info: Processing ended: Sun Jan 03 15:46:37 2016
    Info: Elapsed time: 00:00:24


