sim_seconds                                  0.017963                       # Number of seconds simulated
sim_ticks                                 17963020000                       # Number of ticks simulated
final_tick                               4002995719500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               12347117                       # Simulator instruction rate (inst/s)
host_op_rate                                 12933495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              378872074                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567044                       # Number of bytes of host memory used
host_seconds                                    47.41                       # Real time elapsed on the host
sim_insts                                   585399215                       # Number of instructions simulated
sim_ops                                     613200591                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       585728                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       583680                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       556800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       595712                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       581632                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       566016                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       584704                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       581120                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4660736                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        25344                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       122112                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        122112                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2288                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2280                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2175                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2327                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2272                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2211                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         2284                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         2270                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             18206                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          477                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              477                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     32607435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     32493423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        99761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     30997015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     33163243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst       242276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     32379411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     31510069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst       270779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data     32550429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst       356288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data     32350908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           259462830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        99761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        71258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst       242276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        71258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst       270779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst       356288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total        1410899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       6797966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            6797966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       6797966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     32607435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     32493423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        99761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     30997015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     33163243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst       242276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     32379411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     31510069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst       270779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data     32550429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst       356288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data     32350908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          266260796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     18206                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      477                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  145648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   3816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4653024                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7712                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                122112                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4660736                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             122112                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  241                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           17688                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           18273                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           17619                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           16793                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           19066                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           18040                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           20568                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           17360                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             456                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             544                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             336                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             383                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             585                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             568                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             488                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             456                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 18138551000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              145648                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               3816                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 17242                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 17295                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 17334                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 17383                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 17420                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 17470                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 17525                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 17579                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   923                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   865                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  828                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  780                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  744                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  696                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  642                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  589                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  151                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        18991                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   251.442051                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   247.142823                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    28.403910                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          213      1.12%      1.12% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           70      0.37%      1.49% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           52      0.27%      1.76% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            8      0.04%      1.81% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           54      0.28%      2.09% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           68      0.36%      2.45% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          204      1.07%      3.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        18322     96.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        18991                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   901.559006                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   508.415539                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   808.341727                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-127           31     19.25%     19.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-255           13      8.07%     27.33% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-383            7      4.35%     31.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-511           13      8.07%     39.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-639           12      7.45%     47.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-767           10      6.21%     53.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-895            6      3.73%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-1023            9      5.59%     62.73% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1151            9      5.59%     68.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1279            7      4.35%     72.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1407            4      2.48%     75.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1535            9      5.59%     80.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1663            1      0.62%     81.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1791            5      3.11%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1919            5      3.11%     87.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-2047            3      1.86%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2175            6      3.73%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2176-2303            2      1.24%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2431            3      1.86%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2559            1      0.62%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2687            2      1.24%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-2943            1      0.62%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3840-3967            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4480-4607            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          161                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          161                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.701863                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.622021                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.774277                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              7      4.35%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              3      1.86%      6.21% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            147     91.30%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              3      1.86%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          161                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 4444957078                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6909605728                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                465302400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   30569.07                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              47519.07                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     259.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       6.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  259.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    6.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       2.66                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   2.59                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.34                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.65                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 127047                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3185                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.46                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                   970858.59                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  14967936079                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1417137030                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0              21869568                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          21356697.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          22544524.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          23016268.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0              14753280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1              14407296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2              15208608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3              15526848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         126139353.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         122907033.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         128690764.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         131276121.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11001692.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        10713047.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        11459957.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        11542901.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      5284828762.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      5281513441.919999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      5295606906.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      5300834581.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       56637454800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       56640362976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       56628000288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       56623414608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        79689153944.639999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        79684366980.479996                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        79694617537.919998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        79698717817.919998                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.033199                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.028512                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.038549                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.042564                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           56                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           56                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           56                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           56                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       574976                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       558080                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       557056                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       578048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       583936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       563712                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       575488                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       573440                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4601856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        37120                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       116480                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        116480                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2246                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2180                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2176                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2258                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2281                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2202                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         2248                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         2240                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17976                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          455                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              455                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       185270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     32008872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       270779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     31068272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       228024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     31011266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       228024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     32179890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       299282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     32507674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     31381806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst       270779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data     32037375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst       513054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data     31923363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           256184984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       185270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       270779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       228024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       228024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       299282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        71258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst       270779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst       513054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total        2066468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       6484433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            6484433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       6484433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       185270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     32008872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       270779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     31068272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       228024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     31011266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       228024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     32179890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       299282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     32507674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     31381806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst       270779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data     32037375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst       513054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data     31923363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          262669418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17976                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      455                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  143808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   3640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4595968                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5888                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                116736                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4601856                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             116480                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           18866                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           17824                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           15488                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           18896                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           18704                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           17910                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           17736                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           18200                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             456                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             432                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             416                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             432                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             423                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             520                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             520                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             449                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 18126268000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              143808                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               3640                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16929                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16991                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17053                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17099                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17142                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17196                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17262                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17312                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                  1000                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   937                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  877                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  833                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  790                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  737                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  673                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  624                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   26                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   23                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   18                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   15                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  144                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  145                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  145                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  145                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  146                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  146                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  146                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  148                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  156                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  155                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  154                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  154                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  154                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  152                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18754                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   251.290605                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   246.913565                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    28.746754                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          214      1.14%      1.14% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           64      0.34%      1.48% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           62      0.33%      1.81% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           11      0.06%      1.87% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           62      0.33%      2.20% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           64      0.34%      2.54% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          210      1.12%      3.66% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        18067     96.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18754                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean          928                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   499.116547                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   862.446249                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-127           32     20.65%     20.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-255           18     11.61%     32.26% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-383            6      3.87%     36.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-511            6      3.87%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-639            7      4.52%     44.52% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-767            7      4.52%     49.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-895           13      8.39%     57.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-1023            7      4.52%     61.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1151            9      5.81%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1279            6      3.87%     71.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1407            5      3.23%     74.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1535            4      2.58%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1663            4      2.58%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1791            5      3.23%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1919            6      3.87%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-2047            6      3.87%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2175            1      0.65%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2303            3      1.94%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2431            2      1.29%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2559            1      0.65%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2687            1      0.65%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2688-2815            1      0.65%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2944-3071            1      0.65%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3199            1      0.65%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3712-3839            1      0.65%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3968-4095            1      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-4223            1      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          155                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.535484                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.453205                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.770162                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              6      3.87%      3.87% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              2      1.29%      5.16% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              2      1.29%      6.45% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              2      1.29%      7.74% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            143     92.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          155                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 4405704152                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6840130952                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                459596800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   30675.26                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              47625.26                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     255.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       6.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  256.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    6.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       2.62                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.37                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.27                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 125481                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  3037                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                   983466.33                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  14994153445                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1390666496                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          22330425.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          21940329.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          21774614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          22584441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0              15064176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1              14801016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2          14689224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3              15235536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         128973811.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         125751974.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         124554393.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         127940467.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        11101224.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        11064729.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        11001692.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        11901219.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      5288370295.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      5288911804.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      5288885703.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      5298123807.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       56634348192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      56633873184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       56633896080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       56625792480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        79693294613.759995                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        79689449526.720001                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        79687908195.839996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        79694684440.320007                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.037254                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.033489                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.031979                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.038615                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       573952                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       612096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       615936                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       604416                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       595712                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       572160                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       602112                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       604672                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4813312                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       175360                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        175360                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2242                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2391                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2406                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2361                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2327                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2235                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         2352                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         2362                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             18802                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          685                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              685                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        42755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     31951866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       185270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     34075339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       156767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     34289112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     33647794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        42755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst       313533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     33163243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker        14252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        57006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     31852105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker        14252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst       228024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data     33519531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker        42755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst       313533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data     33662046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           267956724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       185270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       156767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst       313533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        57006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst       228024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst       313533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total        1553414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       9762278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            9762278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       9762278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        42755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     31951866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       185270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     34075339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       156767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     34289112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     33647794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        42755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst       313533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     33163243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker        14252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        57006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     31852105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker        14252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst       228024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data     33519531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker        42755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst       313533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data     33662046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          277719003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     18802                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      685                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  150416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   5480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4798848                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 14464                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                174624                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4813312                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             175360                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  452                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                  15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           17180                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           16828                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           19443                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           18257                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           18346                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           20708                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           20168                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           19034                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             624                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             721                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             656                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             632                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             791                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             720                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             680                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             633                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 18126073000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              150416                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               5480                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17672                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17737                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17782                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17841                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17870                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17917                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17979                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 18039                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                  1054                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   974                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  929                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  874                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  847                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  802                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  743                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  685                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   35                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   34                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   28                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   26                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   21                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   19                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  209                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  212                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  222                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  236                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  234                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  233                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  231                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  229                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  229                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  225                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19873                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   250.262769                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   244.728203                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    32.011427                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          301      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           83      0.42%      1.93% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           58      0.29%      2.22% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           13      0.07%      2.29% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           58      0.29%      2.58% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           83      0.42%      3.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          276      1.39%      4.39% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        19001     95.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19873                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   643.251064                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   397.041776                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   552.292643                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           16      6.81%      6.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           32     13.62%     20.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           18      7.66%     28.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           17      7.23%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319            4      1.70%     37.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383            6      2.55%     39.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           15      6.38%     45.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511            8      3.40%     49.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575            7      2.98%     52.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           12      5.11%     57.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703            7      2.98%     60.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           11      4.68%     65.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            6      2.55%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            7      2.98%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            8      3.40%     74.04% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023           12      5.11%     79.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            4      1.70%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            5      2.13%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            5      2.13%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            5      2.13%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            4      1.70%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            4      1.70%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            2      0.85%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            3      1.28%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            1      0.43%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            2      0.85%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            2      0.85%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1728-1791            2      0.85%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            2      0.85%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-1983            1      0.43%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1984-2047            1      0.43%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            2      0.85%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2240-2303            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2432-2495            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2496-2559            2      0.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.221277                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.099167                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     2.170602                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             13      5.53%      5.53% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              4      1.70%      7.23% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.43%      7.66% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              3      1.28%      8.94% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              4      1.70%     10.64% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              3      1.28%     11.91% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.43%     12.34% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              7      2.98%     15.32% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            195     82.98%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              4      1.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4632453512                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            7174343312                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                479884800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   30890.44                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              47840.44                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     267.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       9.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  267.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    9.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       2.77                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.36                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 131005                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  4543                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                   930162.31                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  14894372462                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1490447479                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          21351254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          23247907.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          23588409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          24764140.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          14403624.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1              15683112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2          15912816.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3              16705968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         121939084.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1            133041792                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         134127052.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         140565235.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        11595985.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        11927347.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        12395980.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        12730659.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      5281422825.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      5299828444.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      5304044401.919999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      5315325367.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      56640442464.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      56624297184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       56620598976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       56610703392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        79684261727.040009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        79701132275.520020                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        79703774125.440002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        79713901251.839996                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.028409                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.044928                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.047515                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.057432                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       573952                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       552192                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       571648                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       581632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       554240                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       568064                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       566784                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       541696                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4538880                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        28672                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       136192                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        136192                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2242                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2157                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2233                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2272                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2165                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2219                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         2214                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         2116                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             17730                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          532                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              532                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       142515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     31951866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       213773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     30740488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       156767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     31823602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     32379411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst       299282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     30854500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     31624081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst       199521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data     31552824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst       384791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data     30156176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           252679115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       142515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       213773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       156767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst       299282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        71258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst       199521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst       384791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total        1596168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       7581799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            7581799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       7581799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       142515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     31951866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       213773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     30740488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       156767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     31823602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     32379411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst       299282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     30854500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     31624081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst       199521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data     31552824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst       384791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data     30156176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          260260914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     17730                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      532                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  141840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   4256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4531488                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  7392                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                136448                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4538880                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             136192                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  231                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           17864                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           16929                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           19729                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           17216                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           17737                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           18977                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           16049                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           17108                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             439                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             520                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             576                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             680                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             368                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             561                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 18106483000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              141840                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               4256                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16732                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16785                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16827                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16887                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16935                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16984                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 17043                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 17097                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   932                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   872                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  835                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  780                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  736                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  689                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  631                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  581                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   39                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   37                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   32                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   27                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   23                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   20                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  168                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  170                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  171                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  171                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  172                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  174                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  182                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  182                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  180                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  179                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  179                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  176                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        18582                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   251.207405                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   246.421545                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    29.497259                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          250      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           59      0.32%      1.66% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           36      0.19%      1.86% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            8      0.04%      1.90% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           36      0.19%      2.09% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           60      0.32%      2.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          239      1.29%      3.70% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17894     96.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        18582                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          182                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   777.983516                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   471.232083                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   661.788089                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           11      6.04%      6.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           21     11.54%     17.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           15      8.24%     25.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            5      2.75%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            6      3.30%     31.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            7      3.85%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            9      4.95%     40.66% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511            5      2.75%     43.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            4      2.20%     45.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639            9      4.95%     50.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            7      3.85%     54.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            5      2.75%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            5      2.75%     59.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            3      1.65%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            6      3.30%     64.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            9      4.95%     69.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            6      3.30%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            4      2.20%     75.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            4      2.20%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            3      1.65%     79.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            6      3.30%     82.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            2      1.10%     83.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            3      1.65%     85.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            3      1.65%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            2      1.10%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            3      1.65%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            3      1.65%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      1.10%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            2      1.10%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            4      2.20%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2111            1      0.55%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2112-2175            1      0.55%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2240-2303            2      1.10%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2432-2495            1      0.55%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2496-2559            1      0.55%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2816-2879            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3328-3391            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          182                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          182                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.428571                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.327701                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     2.009056                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              7      3.85%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.55%      4.40% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              4      2.20%      6.59% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              2      1.10%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              2      1.10%      8.79% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              4      2.20%     10.99% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.55%     11.54% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            160     87.91%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          182                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 4325446159                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6725718709                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                453148800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30544.99                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47494.99                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     252.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       7.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  252.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    7.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       2.60                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   2.52                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 123745                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  3546                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                   991484.12                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  14991349695                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1393470246                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0              21446208                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          22278412.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          22098182.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3              20705328                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0              14467680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1              15029088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2          14907504.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3              13967880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         123400243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         127766246.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         125951654.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         116856729.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        11014963.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        11423047.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        11366645.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        11098321.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      5280726075.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      5290382350.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      5291505696.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      5284485175.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       56641053648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       56632583232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       56631597840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       56637756192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        79685215306.559998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        79692568865.279999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        79690534011.839996                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        79677976115.520004                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.029342                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.036543                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.034550                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.022254                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       610560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       587776                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       606208                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       596736                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       608512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       604416                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       602624                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       593920                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4835328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       119040                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        119040                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2385                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2296                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2368                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2331                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2377                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2361                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         2354                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         2320                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             18888                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          465                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              465                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       114012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     33989830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst       142515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     32721447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        85509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     33747555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     33220249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst       242276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     33875818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        57006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     33647794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data     33548034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst       484551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data     33063483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           269182354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       114012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst       142515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        85509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        71258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst       242276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        57006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst       484551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total        1368144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       6626948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            6626948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       6626948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       114012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     33989830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst       142515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     32721447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        85509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     33747555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     33220249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst       242276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     33875818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        57006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     33647794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data     33548034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst       484551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data     33063483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          275809302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     18888                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      465                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  151104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   3720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4826368                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  8960                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                118784                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4835328                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             119040                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  280                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           20505                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           18458                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           17361                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           18145                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           16953                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           18233                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           23122                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           18047                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             480                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             473                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             432                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             368                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             464                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             512                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             479                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 18126467000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              151104                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               3720                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 17790                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 17844                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 17903                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 17960                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 18012                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 18064                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 18130                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 18186                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                  1033                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   975                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  921                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  866                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  818                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  769                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  707                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  651                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   36                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   30                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   26                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   25                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                   21                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                   18                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  149                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  149                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  150                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  150                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  150                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  153                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  153                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  154                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  157                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  157                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  153                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  153                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  152                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        19683                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   251.239750                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   246.752310                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    29.017779                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          232      1.18%      1.18% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           73      0.37%      1.55% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           54      0.27%      1.82% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           17      0.09%      1.91% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           55      0.28%      2.19% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           72      0.37%      2.56% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          219      1.11%      3.67% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        18961     96.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        19683                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          157                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   943.133758                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   518.469598                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   872.561776                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-127           33     21.02%     21.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-255           11      7.01%     28.03% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-383            7      4.46%     32.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-511            8      5.10%     37.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-639           12      7.64%     45.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-767            7      4.46%     49.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-895            7      4.46%     54.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-1023           10      6.37%     60.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1151            7      4.46%     64.97% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1279            9      5.73%     70.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1407            5      3.18%     73.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1535            3      1.91%     75.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1663            8      5.10%     80.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1791            7      4.46%     85.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1919            6      3.82%     89.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-2047            2      1.27%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2175            2      1.27%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2303            2      1.27%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2431            1      0.64%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2432-2559            1      0.64%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2560-2687            4      2.55%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2688-2815            2      1.27%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2816-2943            1      0.64%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3328-3455            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6016-6143            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          157                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          157                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.643312                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.576933                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.656428                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              3      1.91%      1.91% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.64%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.64%      3.18% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              3      1.91%      5.10% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              3      1.91%      7.01% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.64%      7.64% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.64%      8.28% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            143     91.08%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          157                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 4560163914                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            7116630714                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                482636800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   30235.00                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              47185.00                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     268.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       6.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  269.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    6.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       2.75                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 131762                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3091                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                   936623.11                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  14920200061                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1464619880                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0              23051952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          21678451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          22023187.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          23927702.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0              15550920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1              14624352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              14856912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          16141704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         133761638.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         124363699.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         125729510.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         137114265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        11091686.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        11014963.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        11087953.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3            11539584                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      5292759113.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      5285486606.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      5291066021.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      5307553759.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       56630498352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      56636877744.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       56631983520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       56617520592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        79699820150.399994                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        79687152304.320007                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        79689853593.600006                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3         79706904096                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.043644                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.031239                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.033884                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.050580                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       568832                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       581632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       578816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       556800                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       581632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       592128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       593920                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       590336                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4678656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       134656                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        134656                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2222                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2272                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2261                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2175                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2272                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2313                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         2320                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         2306                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             18276                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          526                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              526                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     31666836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       256527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     32379411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     32222644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     30997015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       313533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     32379411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       156767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     32963722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst       256527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data     33063483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst       427545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data     32863962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           260460435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       256527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       313533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       156767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst       256527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst       427545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1923953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       7496290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            7496290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       7496290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     31666836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       256527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     32379411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     32222644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     30997015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       313533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     32379411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       156767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     32963722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst       256527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data     33063483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst       427545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data     32863962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          267956724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     18276                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      526                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  146208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   4208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4672000                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  6656                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                134656                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4678656                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             134656                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           18440                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           18623                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           18746                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           18777                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           19272                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           17435                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           17762                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           16945                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             360                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             455                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             472                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             448                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             728                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             464                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             769                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 18125610000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              146208                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               4208                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17310                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17368                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17410                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17467                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17512                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17552                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17614                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17658                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   920                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   854                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  814                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  758                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  716                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  680                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  619                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  575                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  162                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  164                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  167                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  168                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  170                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  171                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  171                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  173                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  181                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  178                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  177                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  175                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  172                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        19126                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.315278                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   246.876081                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    28.843505                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          222      1.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           74      0.39%      1.55% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           51      0.27%      1.81% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           12      0.06%      1.88% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           49      0.26%      2.13% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           73      0.38%      2.51% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          206      1.08%      3.59% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        18439     96.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        19126                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          181                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   807.734807                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   469.057784                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   702.134639                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           12      6.63%      6.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           24     13.26%     19.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           13      7.18%     27.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            8      4.42%     31.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319            4      2.21%     33.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383            5      2.76%     36.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447            6      3.31%     39.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511            6      3.31%     43.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575            4      2.21%     45.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639            5      2.76%     48.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703            7      3.87%     51.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            4      2.21%     54.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            6      3.31%     57.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            4      2.21%     59.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            5      2.76%     62.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            6      3.31%     65.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            3      1.66%     67.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            7      3.87%     71.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            7      3.87%     75.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            2      1.10%     76.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            4      2.21%     78.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            4      2.21%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            6      3.31%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            1      0.55%     84.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            3      1.66%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            3      1.66%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            3      1.66%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            2      1.10%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            2      1.10%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            4      2.21%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2111            1      0.55%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            3      1.66%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2367            1      0.55%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2496-2559            1      0.55%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2752-2815            3      1.66%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2880-2943            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3200-3263            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          181                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          181                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.248619                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.137720                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     2.078744                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              8      4.42%      4.42% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              2      1.10%      5.52% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              3      1.66%      7.18% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              3      1.66%      8.84% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              4      2.21%     11.05% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.55%     11.60% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              2      1.10%     12.71% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              4      2.21%     14.92% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            152     83.98%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              2      1.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          181                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4434797028                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6909497028                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                467200000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   30375.32                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              47325.32                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     260.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       7.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  260.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    7.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       2.68                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   2.60                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.34                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 127582                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  3500                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                   964025.64                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  14952057492                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1432762449                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          22354012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          23537001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          23009011.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          21586521.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0              15080088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1          15878136.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2              15521952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3              14562336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0            129355200                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         136231180.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         131656012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         121506278.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        11038187.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        11170897.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        11486085.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        11914490.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      5287224896.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      5299696843.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      5298160962.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      5291001123.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       56635352928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      56624412624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       56625759888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       56632040448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        79693511801.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        79704033171.839996                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        79698700399.679993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        79685717687.040009                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.037466                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.047769                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.042547                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.029834                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       587776                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       590336                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       602112                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       591360                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       584448                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       593408                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       619520                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       613376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4810496                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       126720                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        126720                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2296                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2306                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2352                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2310                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2283                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2318                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         2420                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         2396                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             18791                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          495                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              495                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     32721447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     32863962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       114012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     33519531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       156767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     32920968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst       185270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     32536177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        85509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     33034980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst       142515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data     34488633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.itb.walker        14252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst       570060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data     34146597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           267799958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       114012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       156767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst       185270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        85509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst       142515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst       570060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total        1553414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       7054493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            7054493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       7054493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     32721447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     32863962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       114012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     33519531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       156767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     32920968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst       185270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     32536177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        85509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     33034980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst       142515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data     34488633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.itb.walker        14252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst       570060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data     34146597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          274854451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     18791                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      495                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  150328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   3960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4804000                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  6496                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                126208                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4810496                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             126720                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  203                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           20648                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           18817                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           20770                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           17696                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           18641                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           17553                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           17680                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           18320                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             584                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             544                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             465                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             392                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             415                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             448                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             432                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             664                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 18107999000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              150328                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               3960                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17678                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17745                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17791                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17858                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17910                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17964                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 18020                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 18077                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                  1058                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   995                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  951                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  887                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  836                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  783                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  727                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  672                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   29                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   20                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   15                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  155                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  155                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  157                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  158                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  159                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  162                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  164                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  164                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  171                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  170                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  168                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  167                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  166                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  163                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  161                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  160                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        19614                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   251.361680                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   247.000905                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    28.614842                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          224      1.14%      1.14% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           71      0.36%      1.50% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           53      0.27%      1.77% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           16      0.08%      1.86% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           53      0.27%      2.13% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           72      0.37%      2.49% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          217      1.11%      3.60% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        18908     96.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        19614                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   885.520710                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   541.625748                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   725.275810                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           11      6.51%      6.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           17     10.06%     16.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191            8      4.73%     21.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255            5      2.96%     24.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319            5      2.96%     27.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383            5      2.96%     30.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           10      5.92%     36.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575           10      5.92%     42.01% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            8      4.73%     46.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            5      2.96%     49.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            5      2.96%     52.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            5      2.96%     55.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            3      1.78%     57.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            6      3.55%     60.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            2      1.18%     62.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            4      2.37%     64.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            4      2.37%     66.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            1      0.59%     67.46% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            2      1.18%     68.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            8      4.73%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            5      2.96%     76.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            4      2.37%     78.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            5      2.96%     81.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            2      1.18%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            3      1.78%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            3      1.78%     86.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            3      1.78%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            4      2.37%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            1      0.59%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            2      1.18%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.59%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            2      1.18%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2112-2175            2      1.18%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2240-2303            1      0.59%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2368-2431            1      0.59%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2432-2495            3      1.78%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2752-2815            1      0.59%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3008-3071            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3776-3839            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          169                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.337278                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.225158                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     2.121005                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              8      4.73%      4.73% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              3      1.78%      6.51% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              3      1.78%      8.28% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              2      1.18%      9.47% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              3      1.78%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              3      1.78%     13.02% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            146     86.39%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              1      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          169                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 4585580370                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            7130199120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                480400000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   30545.08                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              47495.08                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     267.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       7.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  267.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    7.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       2.74                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.37                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.54                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 131178                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  3277                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              82.75                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                   938919.37                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  14923065939                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1461754002                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0              23674896                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          22557225.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          21925209.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3              22498560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0              15971160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1              15217176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2              14790816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              15177600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         137176166.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         130387046.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2            125973120                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3            128299392                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11499356.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        10779816.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        10769448.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        11356692.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      5298333822.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      5291473740.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      5288751475.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      5295985185.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       56625608256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       56631625872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      56634013824.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      56627668464.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        79705370145.600006                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        79695147365.760010                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        79689330382.080002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        79694092382.400009                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.049078                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.039068                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.033372                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.038035                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       573440                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       589824                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       575744                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       589568                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       583424                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       560384                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       584704                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       600320                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4696064                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        36352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       136448                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        136448                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2240                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2304                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2249                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2303                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2279                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2189                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         2284                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         2345                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             18344                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          533                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              533                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst       213773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     31923363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        14252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       299282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     32835459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     32051626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     32821207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       313533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     32479171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        99761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     31196536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker        14252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst       142515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data     32550429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst       612815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data     33419770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           261429537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       213773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       299282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       313533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        99761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst       142515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst       612815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total        2023713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       7596050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            7596050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       7596050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       213773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     31923363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        14252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       299282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     32835459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     32051626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     32821207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       313533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     32479171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        99761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     31196536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker        14252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst       142515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data     32550429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst       612815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data     33419770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          269025587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     18344                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      533                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  146752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4687712                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  8352                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                136448                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4696064                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             136448                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           18754                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           17249                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           17496                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           18322                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           18801                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           20410                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           16713                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           18746                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             472                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             586                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             448                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             408                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             616                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             439                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             767                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 17963020000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              146752                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4264                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17332                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17390                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17435                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17495                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17534                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17588                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17660                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17713                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   957                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   893                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  851                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  794                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  757                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  706                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  634                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  584                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                   30                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                   25                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                   23                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                   16                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  167                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  168                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  175                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  176                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  176                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  183                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  182                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  178                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  176                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  175                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        19240                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.735967                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   245.711711                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    30.591251                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          259      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           78      0.41%      1.75% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           55      0.29%      2.04% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           12      0.06%      2.10% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           54      0.28%      2.38% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           76      0.40%      2.78% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          247      1.28%      4.06% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        18459     95.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        19240                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          183                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   798.661202                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   522.947916                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   644.452997                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-127           22     12.02%     12.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-255           19     10.38%     22.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-383           14      7.65%     30.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-511           17      9.29%     39.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-639           13      7.10%     46.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-767           14      7.65%     54.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-895           11      6.01%     60.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-1023           19     10.38%     70.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1151            9      4.92%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1279           11      6.01%     81.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1407            5      2.73%     84.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1535           12      6.56%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1663            1      0.55%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1791            1      0.55%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1919            6      3.28%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-2047            2      1.09%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2175            2      1.09%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2176-2303            1      0.55%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2687            1      0.55%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2688-2815            2      1.09%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4352-4479            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          183                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          183                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.300546                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.201428                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.967413                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              8      4.37%      4.37% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              2      1.09%      5.46% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              4      2.19%      7.65% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              4      2.19%      9.84% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              4      2.19%     12.02% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              2      1.09%     13.11% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.55%     13.66% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            157     85.79%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              1      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          183                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4447941207                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6930963657                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                468771200                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   30363.24                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              47313.24                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     260.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       7.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  261.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    7.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       2.69                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.35                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 127965                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3550                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                   951582.35                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  14950068255                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1434569545                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          21569587.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          21731068.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          24185347.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3              22819104                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0              14550912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              14659848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2              16315512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              15393840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0            124173504                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         124572364.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2            139147008                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         130091020.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        11032381.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        10925383.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        11817861.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        11439221.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      5282588580.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      5285858921.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      5307579423.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      5299838951.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       56639419872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       56636551152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       56617498080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       56624287968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        79686441325.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        79687405226.880005                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2         79709649720                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        79696976593.919998                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.030543                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.031487                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.053269                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.040859                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       605696                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       602624                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       594688                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       593152                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       607744                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       585472                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       617728                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       573440                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4804096                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       127232                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        127232                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2366                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2354                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2323                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2317                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         2374                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2287                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         2413                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         2240                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             18766                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          497                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              497                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        85509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     33719052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     33548034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        85509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     33106237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        99761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     33020728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       242276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     33833064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        57006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     32593183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data     34388872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       484551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data     31923363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           267443670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        85509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        85509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        99761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       242276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        57006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       484551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total        1311138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       7082996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            7082996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       7082996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        85509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     33719052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     33548034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        85509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     33106237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        99761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     33020728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       242276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     33833064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        57006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     32593183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data     34388872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       484551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data     31923363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          274526666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     18766                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      497                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  150128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   3976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4796768                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  7328                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                126976                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4804096                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             127232                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           19617                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           17073                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           21486                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           20272                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           19907                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           18240                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           16144                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           17160                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             505                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             399                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             464                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             576                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             560                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             528                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             488                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             448                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 18145059000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              150128                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               3976                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17734                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17794                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17847                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17897                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17949                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 18005                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 18070                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 18115                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   976                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   912                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  862                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  811                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  761                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  706                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  645                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  603                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  161                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  162                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  162                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  163                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  163                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  163                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  165                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  168                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  167                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  167                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  167                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  166                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  166                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  166                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  164                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  164                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        19584                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   251.416667                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   246.995703                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    28.616958                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          235      1.20%      1.20% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           59      0.30%      1.50% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           54      0.28%      1.78% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            8      0.04%      1.82% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           54      0.28%      2.09% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           59      0.30%      2.39% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          224      1.14%      3.54% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        18891     96.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        19584                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          167                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   894.341317                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   516.174609                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   792.327567                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63            8      4.79%      4.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           21     12.57%     17.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191            9      5.39%     22.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            7      4.19%     26.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           10      5.99%     32.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383            6      3.59%     36.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            4      2.40%     38.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            3      1.80%     40.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            6      3.59%     44.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            4      2.40%     46.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            5      2.99%     49.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            5      2.99%     52.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            6      3.59%     56.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            4      2.40%     58.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            4      2.40%     61.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            3      1.80%     62.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            6      3.59%     66.47% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            2      1.20%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            7      4.19%     71.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            4      2.40%     74.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            5      2.99%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            1      0.60%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            2      1.20%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            2      1.20%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            2      1.20%     81.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            4      2.40%     83.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            3      1.80%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.60%     86.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            3      1.80%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1984-2047            3      1.80%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            2      1.20%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            2      1.20%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            1      0.60%     92.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            2      1.20%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.60%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2432-2495            2      1.20%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.60%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2688-2751            1      0.60%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2752-2815            2      1.20%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2816-2879            1      0.60%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3008-3071            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3584-3647            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          167                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          167                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.760479                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.724345                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.188345                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              2      1.20%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              2      1.20%      2.40% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              1      0.60%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              1      0.60%      3.59% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              2      1.20%      4.79% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.60%      5.39% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            157     94.01%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          167                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4563844105                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            7104632155                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                479676800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30446.13                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47396.13                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     267.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       7.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  267.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    7.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       2.74                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.87                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 130973                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  3310                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                   941964.34                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  14927673688                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1457221753                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0              21857472                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          24248851.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          23108803.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3              21555072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0              14745120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1              16358352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2              15589272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              14541120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         125455449.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         141314534.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         133202035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3            121677504                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        11267527.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        10958561.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        11075097.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        11608842.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      5285170707.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      5303136925.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      5298490650.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      5289891621.119999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       56637154848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       56621395008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       56625470688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       56633013696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        79688757613.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        79710518720.639999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        79700043034.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        79685394343.679993                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.032811                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.054120                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.043862                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.029518                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       563200                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       550656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       571904                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       568320                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       574720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       573952                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       567808                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       562688                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4561920                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        28672                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       125696                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        125696                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2200                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2151                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2234                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2220                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2245                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2242                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         2218                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         2198                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             17820                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          491                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              491                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     31353303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       313533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     30654979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     31837854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     31638333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     31994620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     31951866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst        99761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data     31609830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst       555809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data     31324800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           253961750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       313533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        71258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst        99761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst       555809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1596168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       6997487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            6997487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       6997487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     31353303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       313533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     30654979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     31837854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     31638333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     31994620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     31951866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst        99761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data     31609830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst       555809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data     31324800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          260959237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     17820                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      491                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  142560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   3928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4556000                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  5920                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                125472                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4561920                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             125696                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  185                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           15401                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           18433                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           18129                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           18089                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           17122                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           18577                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           18048                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           18576                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             440                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             417                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             479                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             440                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             488                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             448                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             633                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             576                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 18138174000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              142560                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               3928                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16852                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16922                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16961                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 17019                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 17051                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 17107                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 17171                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 17218                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   917                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   841                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  803                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  750                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  718                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  667                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  604                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  557                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   24                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  154                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  157                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  158                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  160                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  167                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  165                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  163                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18626                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   251.340707                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   246.922571                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    28.764542                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          214      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           77      0.41%      1.56% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           46      0.25%      1.81% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            6      0.03%      1.84% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           49      0.26%      2.10% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           74      0.40%      2.50% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          203      1.09%      3.59% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17957     96.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18626                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          167                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   852.784431                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   502.860693                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   799.627233                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-127           25     14.97%     14.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-255           23     13.77%     28.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-383           14      8.38%     37.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-511           12      7.19%     44.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-639            6      3.59%     47.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-767           18     10.78%     58.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-895            7      4.19%     62.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-1023            8      4.79%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1151            7      4.19%     71.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1279            7      4.19%     76.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1407            3      1.80%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1535            7      4.19%     82.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1663            1      0.60%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1791            9      5.39%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1919            7      4.19%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-2047            1      0.60%     92.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2175            1      0.60%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2431            2      1.20%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2432-2559            3      1.80%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2687            1      0.60%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-3199            1      0.60%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3328-3455            1      0.60%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3456-3583            2      1.20%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-4223            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          167                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          167                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.479042                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.387466                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.871918                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              7      4.19%      4.19% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              2      1.20%      5.39% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.60%      5.99% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.60%      6.59% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.60%      7.19% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.60%      7.78% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              4      2.40%     10.18% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            147     88.02%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              3      1.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          167                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 4331933016                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6745189266                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                455600000                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   30426.22                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              47376.22                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     253.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       6.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  253.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    7.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       2.61                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   2.54                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.34                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.47                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 124403                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  3267                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                   990561.63                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  14988199161                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1396620780                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          21257510.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          22792492.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          22424774.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          23551516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0          14340384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1              15375888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2          15127824.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3              15887928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         121972531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         130514841.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         128763148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3            133910400                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        10945704.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11575664.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        11091271.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3            12120192                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0        5280540192                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      5294601535.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      5293263741.119999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      5305414919.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      56641216704.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       56628882192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       56630055696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       56619396768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        79683379514.880005                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        79696849103.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        79693832944.319992                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        79703388212.160004                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.027545                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.040734                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.037781                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.047138                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       580864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       556032                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       574976                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       579328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       562944                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       570624                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       562432                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       556800                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4579328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       137728                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        137728                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2269                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2172                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2246                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2263                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2199                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2229                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         2197                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         2175                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             17888                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          538                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              538                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        85509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     32336656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        42755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     30954260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       142515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     32008872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        85509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        85509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     32251147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       242276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     31339051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        57006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     31766596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst       156767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data     31310548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker       114012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst       456048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data     30997015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           254930852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       142515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        85509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       242276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        57006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst       156767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst       456048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total        1439402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       7667308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            7667308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       7667308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        85509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     32336656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        42755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     30954260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       142515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     32008872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        85509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        85509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     32251147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       242276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     31339051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        57006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     31766596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst       156767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data     31310548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker       114012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst       456048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data     30997015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          262598160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     17888                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      538                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  143104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   4304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4571232                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  8096                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                137728                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4579328                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             137728                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           18176                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           16482                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           17492                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           18024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           18944                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           17490                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           18681                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           17562                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             433                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             455                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             608                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             456                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             640                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             560                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             640                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 18105776000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              143104                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               4304                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16895                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16957                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 17007                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 17077                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 17124                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 17165                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 17227                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 17291                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   941                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   870                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  825                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  758                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  713                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  673                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  613                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  553                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                   26                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                   24                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                   16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  174                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  175                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  175                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  175                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  175                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  175                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  182                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  181                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  181                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  181                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  181                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  181                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  180                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        18772                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.850202                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   245.848085                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    30.371274                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          258      1.37%      1.37% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           66      0.35%      1.73% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           52      0.28%      2.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            6      0.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           52      0.28%      2.31% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           67      0.36%      2.67% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          245      1.31%      3.97% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        18026     96.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        18772                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          182                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   770.258242                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   476.106943                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   634.675411                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           12      6.59%      6.59% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           19     10.44%     17.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           13      7.14%     24.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            5      2.75%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            7      3.85%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            6      3.30%     34.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            7      3.85%     37.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            6      3.30%     41.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            6      3.30%     44.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            8      4.40%     48.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            7      3.85%     52.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            9      4.95%     57.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            6      3.30%     60.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            8      4.40%     65.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            7      3.85%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            4      2.20%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            3      1.65%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            3      1.65%     74.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            2      1.10%     75.82% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            1      0.55%     76.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            5      2.75%     79.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407           10      5.49%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            4      2.20%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            1      0.55%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            3      1.65%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            1      0.55%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            3      1.65%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            3      1.65%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.55%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            1      0.55%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            2      1.10%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            2      1.10%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2112-2175            1      0.55%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            1      0.55%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2367            1      0.55%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2432-2495            1      0.55%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2624-2687            2      1.10%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3008-3071            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          182                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          182                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.648352                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.582373                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.579381                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              6      3.30%      3.30% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.55%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              1      0.55%      4.40% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.55%      4.95% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.55%      5.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            172     94.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          182                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 4357635298                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6778959748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                457123200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   30504.76                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              47454.76                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     254.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       7.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  254.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    7.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       2.62                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   2.54                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.84                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 124797                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  3586                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                   982621.08                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  14982022943                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1402796998                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0              21340368                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          21259324.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          22614076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          22109673.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0              14396280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1              14341608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2              15255528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3              14915256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0            122206656                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         121782835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         129540902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3            125760960                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        11304023.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        11011645.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        11287019.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        11350471.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      5281624961.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      5281301839.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      5295626331.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      5293392387.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       56640265152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       56640548592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       56627983248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       56629942848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        79684243928.639999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        79683352333.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        79695413594.880005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        79690578085.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.028391                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.027518                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.039329                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.034594                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       564992                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       582400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       578048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       595968                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       607744                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       580608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       587264                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       572160                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4699136                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       141056                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        141056                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2207                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2275                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2258                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2328                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2374                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2268                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         2294                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         2235                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             18356                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          551                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              551                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       142515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     31453063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       213773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     32422165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     32179890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst       114012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     33177495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst       156767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     33833064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        99761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     32322405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst       199521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data     32692944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst       612815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data     31852105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           261600555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       142515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       213773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst       114012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst       156767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        99761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst       199521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst       612815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total        1667426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       7852577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            7852577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       7852577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       142515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     31453063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       213773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     32422165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     32179890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst       114012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     33177495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst       156767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     33833064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        99761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     32322405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst       199521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data     32692944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst       612815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data     31852105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          269453132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     18356                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      551                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  146848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   4408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4690272                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  8864                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                141568                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4699136                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             141056                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  277                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           17729                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           17406                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           16976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           17397                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           19745                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           19292                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           19658                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           18368                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             472                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             496                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             416                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             753                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             447                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             624                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             760                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             456                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 18115622000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              146848                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               4408                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17331                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17385                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17430                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17491                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17535                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17569                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17624                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17666                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   965                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   905                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  862                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  804                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  762                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  730                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  676                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  634                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   35                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   31                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   28                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   25                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   22                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   19                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   18                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  169                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  170                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  174                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  174                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  178                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  189                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  189                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  189                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  189                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  188                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  188                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  187                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  186                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  183                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        19249                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   251.017715                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   246.277971                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    29.739241                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          243      1.26%      1.26% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           73      0.38%      1.64% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           56      0.29%      1.93% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            7      0.04%      1.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           58      0.30%      2.27% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           73      0.38%      2.65% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          230      1.19%      3.84% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        18509     96.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        19249                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   775.636842                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   422.886428                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   733.553004                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           18      9.47%      9.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           23     12.11%     21.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           13      6.84%     28.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            8      4.21%     32.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            7      3.68%     36.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            9      4.74%     41.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            3      1.58%     42.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            4      2.11%     44.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            4      2.11%     46.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           10      5.26%     52.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703           11      5.79%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            4      2.11%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            4      2.11%     62.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            5      2.63%     64.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            6      3.16%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            5      2.63%     70.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            4      2.11%     72.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            8      4.21%     76.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            2      1.05%     77.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            1      0.53%     78.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            4      2.11%     80.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            3      1.58%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            2      1.05%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            3      1.58%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            2      1.05%     85.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            3      1.58%     87.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            1      0.53%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            3      1.58%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            1      0.53%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            1      0.53%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            2      1.05%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            3      1.58%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            1      0.53%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.53%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2368-2431            3      1.58%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2432-2495            2      1.05%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.53%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2624-2687            1      0.53%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2688-2751            1      0.53%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2816-2879            1      0.53%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3136-3199            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3200-3263            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          190                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.284211                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.135049                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     2.441542                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16             14      7.37%      7.37% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.53%      7.89% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              2      1.05%      8.95% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              2      1.05%     10.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              2      1.05%     11.05% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              2      1.05%     12.11% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              2      1.05%     13.16% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            162     85.26%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25              1      0.53%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              2      1.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          190                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 4444197556                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6928576006                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                469027200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   30321.12                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              47271.12                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     261.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       7.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  261.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    7.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       2.69                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.33                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 128065                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3681                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                   958143.65                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  14939976756                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1444843185                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0              21612528                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          21628857.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          22964860.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3              23693040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0              14579880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1              14590896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2              15492168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3              15983400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         124301798.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         122933491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         131862681.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         135510835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        10918748.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11678929.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        11283701.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        11791319.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      5284113626.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      5286996878.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      5297284128.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      5305242496.319999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       56638082112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      56635552944.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       56626529040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       56619548016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        79686715181.759995                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        79686488485.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        79698523069.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        79704875594.880005                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.030811                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.030589                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.042373                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.048594                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       568064                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       582656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       576512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       561664                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       583168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       563712                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       584192                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       562176                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4607232                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        25088                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       124672                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        124672                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2219                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2276                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2252                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2194                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2278                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2202                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         2282                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         2196                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17997                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          487                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              487                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       156767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     31624081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     32436417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        57006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     32094381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        57006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     31267794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       213773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     32464920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     31381806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst       242276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data     32521926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst       470300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data     31296297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           256484266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       156767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        57006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        57006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       213773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        28503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst       242276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst       470300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1396647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       6940481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            6940481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       6940481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       156767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     31624081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     32436417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        57006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     32094381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        57006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     31267794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       213773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     32464920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     31381806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst       242276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data     32521926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst       470300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data     31296297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          263424747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17997                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      487                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  143976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   3896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4601600                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  5632                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                124672                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4607232                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             124672                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           20128                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           17377                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           17512                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           18977                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           17529                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           17652                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           18064                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           16561                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             393                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             432                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             464                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             488                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             408                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             511                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 18127135000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              143976                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               3896                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17019                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17072                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17121                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17172                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17222                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17266                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17324                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17378                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   944                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   885                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  838                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  790                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  740                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  696                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  638                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  585                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                   15                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  155                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  167                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  163                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  162                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  161                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  161                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  161                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18812                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   251.237083                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   246.745259                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    29.033746                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          222      1.18%      1.18% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           69      0.37%      1.55% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           54      0.29%      1.83% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           14      0.07%      1.91% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           54      0.29%      2.20% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           68      0.36%      2.56% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          208      1.11%      3.66% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        18123     96.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18812                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          166                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   866.698795                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   519.509012                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   775.887335                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-127           29     17.47%     17.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-255           13      7.83%     25.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-383           14      8.43%     33.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-511           12      7.23%     40.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-639           11      6.63%     47.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-767           13      7.83%     55.42% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-895            7      4.22%     59.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-1023            6      3.61%     63.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1151           14      8.43%     71.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1279            2      1.20%     72.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1407            7      4.22%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1535            8      4.82%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1663            6      3.61%     85.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1791            1      0.60%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1919            6      3.61%     89.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-2047            4      2.41%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2175            5      3.01%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2303            2      1.20%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2432-2559            1      0.60%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2687            1      0.60%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2688-2815            1      0.60%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3200-3327            1      0.60%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3328-3455            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4480-4607            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          166                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          166                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.469880                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.388360                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.777553                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              6      3.61%      3.61% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              2      1.20%      4.82% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              3      1.81%      6.63% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              3      1.81%      8.43% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              2      1.20%      9.64% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.60%     10.24% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            148     89.16%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          166                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 4366945095                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6804355095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                460160000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   30368.19                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              47318.19                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     256.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       6.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  256.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    6.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       2.63                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.33                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.41                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 125643                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3241                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                   980693.30                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  14981010403                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1403809538                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          21744979.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          22587465.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          21444998.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          22222166.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              14669232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1              15237576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          14466864.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3          14991144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         125359603.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         129817958.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2            122219136                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3            126464832                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        10985518.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        11300290.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        11174215.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        11323929.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      5283752146.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1        5291689392                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      5286493071.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      5295375878.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       56638399200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      56631436704.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       56635994880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      56628202944.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        79688017167.360001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        79695175874.880005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        79684899653.760010                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        79691687382.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.032086                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.039096                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.029033                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.035680                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       594432                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       623872                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       615424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       578304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       602624                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker         8960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       601856                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       594432                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       596224                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4888320                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        41216                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       133120                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        133120                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2322                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2437                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2404                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2259                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2354                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker           35                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2351                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         2322                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         2329                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             19095                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          520                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              520                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker       156767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       213773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     33091986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker       285030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       327785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     34730908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker       356288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       199521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     34260609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker       228024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       242276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     32194141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker       213773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       399042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     33548034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker       498803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     33505279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker       199521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst       270779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data     33091986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker       285030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst       513054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data     33191746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           272132414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       213773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       327785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       199521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       242276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       399042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       128264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst       270779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst       513054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        2294492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       7410781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            7410781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       7410781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker       156767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       213773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     33091986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker       285030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       327785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     34730908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker       356288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       199521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     34260609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker       228024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       242276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     32194141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker       213773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       399042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     33548034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker       498803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     33505279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker       199521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst       270779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data     33091986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker       285030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst       513054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data     33191746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          279543195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     19095                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      520                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  152760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4880960                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  7360                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                132864                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4888320                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             133120                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           20193                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           18785                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           18985                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           19144                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           17912                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           18275                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           19809                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           19427                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             640                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             456                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             392                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             551                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             448                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             649                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 18094307000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              152760                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4160                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 18015                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 18079                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 18134                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 18192                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 18234                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 18302                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 18365                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 18428                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                  1024                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   952                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  903                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  848                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  810                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  745                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  682                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  621                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   32                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   30                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                   24                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                   18                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                   15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                   17                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  165                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  178                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  178                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  178                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  178                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  178                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  178                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  178                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  178                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        19982                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.917025                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   246.093906                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    30.017425                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          257      1.29%      1.29% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           75      0.38%      1.66% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           62      0.31%      1.97% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            9      0.05%      2.02% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           61      0.31%      2.32% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           77      0.39%      2.71% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          242      1.21%      3.92% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        19199     96.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        19982                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          177                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   856.638418                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   537.021868                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   707.106142                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-127           26     14.69%     14.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-255           19     10.73%     25.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-383            7      3.95%     29.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-511            9      5.08%     34.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-639            9      5.08%     39.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-767           22     12.43%     51.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-895           10      5.65%     57.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-1023           16      9.04%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1151            8      4.52%     71.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1279           11      6.21%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1407            7      3.95%     81.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1535           10      5.65%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1663            2      1.13%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1791            5      2.82%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1919            6      3.39%     94.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-2047            3      1.69%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2175            1      0.56%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2303            1      0.56%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2431            1      0.56%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2560-2687            1      0.56%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3072-3199            1      0.56%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3456-3583            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4480-4607            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          177                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          177                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.457627                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.349245                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     2.016878                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16             12      6.78%      6.78% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            165     93.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          177                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 4670674140                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            7256057640                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                488096000                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   30621.35                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              47571.35                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     271.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       7.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  272.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    7.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       2.79                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   2.72                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.34                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.34                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 133251                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3449                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              82.91                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                   922472.95                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  14893584988                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1491234953                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          23446281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          23053161.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          22433846.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          24036566.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0          15816936.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              15551736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2          15133944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3          16215144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         135320140.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         133123660.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         129099609.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         137709811.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        11638702.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        11204075.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        10961879.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        11632481.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      5296765875.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      5295911806.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      5292988061.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      5308528268.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       56626983648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       56627732832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       56630297520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       56616665760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        79703078072.639999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        79699683760.320007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        79694021349.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        79707894519.360001                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.046834                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.043510                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.037965                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.051550                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       585472                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       591616                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       596992                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       630272                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       602368                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       568320                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       597760                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       578816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4782080                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       121856                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        121856                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2287                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2311                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2332                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2462                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         2353                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2220                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         2335                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         2261                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             18680                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          476                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              476                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker       114012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        99761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     32593183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        57006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       242276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     32935219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     33234501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        14252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     35087196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker        28503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst       114012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     33533782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        42755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     31638333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker       128264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst       156767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data     33277255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker        42755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       598563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data     32222644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           266218041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        99761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       242276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        28503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        28503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst       114012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        42755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst       156767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       598563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total        1311138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       6783715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            6783715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       6783715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker       114012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        99761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     32593183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        57006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       242276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     32935219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     33234501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        14252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     35087196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker        28503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst       114012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     33533782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        42755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     31638333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker       128264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst       156767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data     33277255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker        42755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       598563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data     32222644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          273001756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     18680                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      476                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  149440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   3808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4773920                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  8160                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                121856                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4782080                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             121856                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           19128                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           17802                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           18794                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           20761                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           17768                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           18986                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           17552                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           18394                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             480                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             519                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             520                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             416                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             456                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             521                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             504                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 18145194000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              149440                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               3808                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 17616                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 17680                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 17734                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 17788                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 17832                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 17895                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 17962                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 18019                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                  1011                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   945                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  891                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  841                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  800                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  737                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  672                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  616                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                   22                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  151                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  153                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  155                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  156                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  162                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  159                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  158                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        19478                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   251.349009                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   247.042077                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    28.584847                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          212      1.09%      1.09% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           83      0.43%      1.51% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           55      0.28%      1.80% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           11      0.06%      1.85% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           56      0.29%      2.14% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           80      0.41%      2.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          202      1.04%      3.59% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        18779     96.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        19478                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   921.734568                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   545.625015                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   784.066686                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-127           26     16.05%     16.05% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-255           16      9.88%     25.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-383           11      6.79%     32.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-511            7      4.32%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-639           11      6.79%     43.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-767           10      6.17%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-895            8      4.94%     54.94% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-1023           11      6.79%     61.73% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1151            8      4.94%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1279            6      3.70%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1407           10      6.17%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1535            4      2.47%     79.01% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1663            3      1.85%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1791           10      6.17%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1919            4      2.47%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-2047            3      1.85%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2175            3      1.85%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2303            3      1.85%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2432-2559            1      0.62%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2687            2      1.23%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2688-2815            1      0.62%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2816-2943            1      0.62%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2944-3071            1      0.62%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3072-3199            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4224-4351            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          162                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.506173                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.423560                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.780665                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              6      3.70%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.62%      4.32% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              2      1.23%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.62%      6.17% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.62%      6.79% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              2      1.23%      8.02% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              2      1.23%      9.26% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            146     90.12%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          162                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 4528543390                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            7057229140                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                477392000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   30355.22                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              47305.22                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     265.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       6.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  266.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    6.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       2.73                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   2.66                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.37                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.59                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 130343                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3172                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                   947232.93                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  14934214163                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1451031946                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          22623753.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          23840611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          22005043.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          22341916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0              15262056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1              16082952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2              14844672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3              15071928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         130599206.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         138048268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         126158822.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         126868185.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        11147673.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        11174215.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        10958561.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        11629163.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      5290738030.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      5301138988.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      5288630379.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      5296689213.119999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       56632271232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      56623147584.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       56634120048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       56627050896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0         79695748440                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        79706539108.800018                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        79689824015.040009                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        79692757791.359985                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.039657                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.050223                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.033855                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.036728                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       588800                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       589824                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       596224                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       595968                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       597760                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       599808                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       588544                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       591360                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4781824                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       123904                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        123904                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2300                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2304                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2329                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2328                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2335                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2343                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         2299                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         2310                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             18679                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          484                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              484                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       228024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     32778453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       242276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     32835459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       185270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     33191746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       171018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     33177495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       285030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     33277255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        71258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     33391267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst       185270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data     32764201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst       498803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data     32920968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           266203790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       228024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       242276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       185270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       171018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       285030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        71258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst       185270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst       498803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1866947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       6897727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            6897727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       6897727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       228024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     32778453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       242276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     32835459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       185270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     33191746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       171018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     33177495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       285030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     33277255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        71258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     33391267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst       185270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data     32764201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst       498803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data     32920968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          273101516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     18679                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      484                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  149432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   3872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4774912                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6912                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                123904                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4781824                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             123904                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           20768                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           17971                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           19192                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           17688                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           18521                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           18291                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           18664                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           18121                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             352                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             497                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             432                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             496                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             520                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             655                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             440                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             480                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 18142756000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              149432                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               3872                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 17633                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 17700                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 17752                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 17822                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 17861                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 17907                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 17967                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 18012                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   993                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   926                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  878                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  810                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  774                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  729                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  673                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  630                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                   30                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                   23                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                   16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  154                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  156                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  165                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  164                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  164                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  162                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        19479                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   251.492171                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   247.117985                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    28.440220                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          228      1.17%      1.17% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           72      0.37%      1.54% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           42      0.22%      1.76% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            5      0.03%      1.78% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           41      0.21%      1.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           73      0.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          217      1.11%      3.48% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        18801     96.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        19479                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          165                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   904.139394                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   540.755977                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   829.290873                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-127           24     14.55%     14.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-255           20     12.12%     26.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-383            9      5.45%     32.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-511           13      7.88%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-639           10      6.06%     46.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-767           10      6.06%     52.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-895           10      6.06%     58.18% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-1023            8      4.85%     63.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1151           13      7.88%     70.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1279           10      6.06%     76.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1407            7      4.24%     81.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1535            4      2.42%     83.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1663            5      3.03%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1791            3      1.82%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-2047            1      0.61%     89.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2175            2      1.21%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2303            1      0.61%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2431            3      1.82%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2432-2559            2      1.21%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2560-2687            2      1.21%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2688-2815            2      1.21%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2944-3071            3      1.82%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3200-3327            1      0.61%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3584-3711            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4480-4607            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          165                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          165                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.466667                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.370488                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.911242                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              8      4.85%      4.85% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              2      1.21%      6.06% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.61%      6.67% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.61%      7.27% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      1.21%      8.48% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            151     91.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          165                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 4535917760                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            7065128960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                477491200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   30398.33                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              47348.33                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     265.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       6.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  266.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    6.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       2.73                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   2.66                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.35                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 130387                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3222                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                   946759.69                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  14933458761                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    1578382200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1451361180                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          22253011.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1              22516704                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          21699619.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          23276937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0              15011952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1              15189840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2              14638632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3              15702696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0            128581440                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         129740083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2            123786624                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         132821145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11002106.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        11154309.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        11094589.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        11569029.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      17593106488.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      5287294281.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      5290109953.919999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      5287349111.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      5304050366.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      56635292064.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       56632822176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       56635243968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      56620593744.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0         79692541344                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        79694639554.559998                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2         79686919032                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        79701120407.040009                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.036516                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.038571                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.031011                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.044917                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              293233                       # Transaction distribution
system.membus.trans_dist::ReadResp             293233                       # Transaction distribution
system.membus.trans_dist::WriteReq                 51                       # Transaction distribution
system.membus.trans_dist::WriteResp                51                       # Transaction distribution
system.membus.trans_dist::Writeback              8212                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              592                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            713                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              79                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1134                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       598187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       598431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 598431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     77441537                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77442025                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77442025                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    146616500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4837228500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        51000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        25500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    135498000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       296499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       356999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        39500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       567000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     18694500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         5689                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        81356                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           11                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            6                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          291                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           19                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           47                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          259                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq     13852319                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    768442993                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        45000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       102414                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp       130500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq       109998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      2605500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          6040                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        81640                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            14064731                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          771223993                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             1227                       # Total snoops (count)
system.membus.snoop_fanout::samples            303812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  303812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              303812                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               86000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 122                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           282685500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              302586                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4855988000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             27.0                       # Layer utilization (%)
system.membus.respLayer3.succeeded             294496                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             293161                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            293161                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             8212                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              56                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            23                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             79                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1133                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1133                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9462                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         9428                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         9324                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         9562                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         9416                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8991                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         9337                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         9764                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         9303                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         8821                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         9674                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         9625                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         9392                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9179                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8940                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         9008                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       149226                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9595                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         9281                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         9059                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         9499                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         9319                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         9071                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         9105                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         9356                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         9514                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         9231                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         9254                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         9756                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         9428                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         9406                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         9133                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         9194                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       149202                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9579                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         9159                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         9454                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         9663                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         9768                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         9249                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8967                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         9503                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         9540                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         9086                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         9665                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         9621                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         9105                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         9058                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8862                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         9013                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       149292                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9669                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         9023                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         9432                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         9533                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         9341                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         9178                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         9002                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         9420                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         9491                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         9001                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         9500                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         9712                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         9330                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9447                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         9057                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         9103                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       149240                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                596960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1232128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1222144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1211904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1239296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1220608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1166848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1208320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1263104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1206528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1144320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1254400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1248768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1218304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1191168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1160192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1171200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     19359232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1250304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1202688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1177856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1229824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1207296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1175296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1179904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1214720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1235200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1200896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1197312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1265920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1222400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1221888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1185792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1193728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     19361024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1245952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1187840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1226496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1250560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1267712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1196800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1163264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1232896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1235712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1177344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1252096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1248512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1179392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1173248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1151232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1172224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     19361280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1260288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1170176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1223936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1234688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1210112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1192960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1166848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1220608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1226496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1165056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1233408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1258240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1212416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1227008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1177856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1179904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     19360001                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               77441537                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    410201800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2887051676                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     77188000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        78400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        31800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp       111121                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1575400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     11150689                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          559                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp          397                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           12                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           27                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       460200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp      2452552                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         4800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        33800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp         9554                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          599                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                         398                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             499200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime           2462106                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           32755400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              19495                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29964400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              18684                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30868000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18910                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30815000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              19361                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30686800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              19164                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29767600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              18488                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29430600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              18433                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           30935200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              19270                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           30618000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              19162                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           29550200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              18315                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          30956000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             19294                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          31609800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             19617                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          30703200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             18894                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          30518800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18808                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          29805600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             18262                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          30090800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             18428                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         724422706                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             4.0                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             73580                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         724249303                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             4.0                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             73556                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         725110645                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             4.0                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             73645                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         724532332                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             4.0                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             73593                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       293161                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       293161                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         8212                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           56                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           23                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           79                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1133                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1133                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       149226                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       149202                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       149292                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       149240                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       596960                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     19359232                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     19361024                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     19361280                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     19360001                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     77441537                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    234528800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1172644000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     32848000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        44800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        18400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        63200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       906400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4532000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        24143                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            3                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           79                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     88444600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp         3100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       280900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 24225                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     88728600                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     67128000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        75646                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     67208000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        75646                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     66924000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        75647                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     67087300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        75647                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1177240000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          6.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       294374                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2352302                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2352301                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                51                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               51                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            24928                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             624                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           905                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1529                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2909                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       193682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       395879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       191984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       393274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       192356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       393592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       194298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       395092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       194295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       397060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         1552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       193065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       393733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         2438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       193728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       393916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         3412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       194001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       393216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4719697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       231936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     24875576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       791736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       218112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     24652852                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       786512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       200704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     24714036                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       787152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       216576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     24935480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       790156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       294656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     24975936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       794072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       198656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     24826932                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       787424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       312064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     24869956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       787804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       436736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     24909145                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       786380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              207180681                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1180981983                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  26191436902                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        52996                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        25999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    810163487                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       312499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       453997                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp       153994                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq         2000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq      1461486                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     91725477                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       149287                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        25572                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           13                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2547                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           51                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           53                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           17                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            3                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          247                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           14                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1233699218                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    127670607                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      1183494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     15114000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       738000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      1019000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       258000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq         2000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      2327999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        57000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       152247                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       25603                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1254083711                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         127985607                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           18821                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2381600                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2381600    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2381600                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1993439948                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2381723                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          29485740                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded               906                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        3128555755                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.4                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded             96453                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         199166733                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            197945                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          27716342                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded               852                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        3103726871                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            17.3                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded             95639                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         197902165                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            196646                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         25519286                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded              784                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       3106624761                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           17.3                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded            95766                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        198044680                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           196804                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         27529323                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded              846                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       3140826326                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           17.5                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded            96842                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        198869542                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           197553                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         37445303                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             1151                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       3135602882                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           17.5                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded            96681                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        199869037                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           198542                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         25260759                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded              776                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       3116853216                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           17.4                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded            96051                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        198181105                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           196877                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         39656755                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             1219                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       3130359327                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           17.4                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded            96530                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            17000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        198267579                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           196965                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         55484259                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             1706                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       3132454312                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           17.4                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded            96617                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        197844259                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           196621                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         1796    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         1796                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         1796    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         1796                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         1796                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         1796    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         1796                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         1796                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         1796    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         1796                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         1796                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             1796    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         1796                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         1796                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            1796    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         1796                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    294519                       # number of replacements
system.l2.tags.tagsinuse                  8186.022265                       # Cycle average of tags in use
system.l2.tags.total_refs                      552377                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    294519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.875522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      274.478031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.949539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst     6.170103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   979.975884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.529508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     5.836319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   988.466845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.897617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     3.255733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1000.654402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.619843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     3.917434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   993.728477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     2.619148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker     0.011885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    12.365728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   975.771782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.808569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     3.205843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   967.899674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     1.619617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     4.358942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   969.152743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     1.373651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.itb.walker     0.021773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    18.937718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   964.395456                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.033506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.119626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.120662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.122150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.121305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.119113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.118152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.118305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.002312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.117724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999270                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002319                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.987793                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19199922                       # Number of tag accesses
system.l2.tags.data_accesses                 19199922                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       197901                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          671                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        57605                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       196593                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          560                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        56627                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       196751                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          569                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        56536                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       197508                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          641                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        57492                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       198491                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst          804                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        57280                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       196812                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          616                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        57176                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       196918                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst          942                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        56987                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       196551                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         1093                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        57604                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2040750                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24928                       # number of Writeback hits
system.l2.Writeback_hits::total                 24928                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   57                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                192                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1664                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       197901                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           671                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         57731                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       196593                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           560                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         56853                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       196751                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           569                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         56761                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       197508                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           641                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         57664                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       198491                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst           804                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         57465                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       196812                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           616                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         57543                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       196918                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst           942                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         57162                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       196551                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          1093                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         57792                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2042414                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       197901                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          671                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        57731                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       196593                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          560                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        56853                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       196751                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          569                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        56761                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       197508                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          641                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        57664                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       198491                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst          804                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        57465                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       196812                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          616                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        57543                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       196918                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst          942                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        57162                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       196551                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         1093                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        57792                       # number of overall hits
system.l2.overall_hits::total                 2042414                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           33                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          235                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        36234                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          292                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        36356                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          215                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        36515                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           31                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          205                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        36623                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           27                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          347                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        36645                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           44                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          160                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        36106                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           33                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          277                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        36708                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           44                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          613                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        36160                       # number of ReadReq misses
system.l2.ReadReq_misses::total                293976                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1158                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           33                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          235                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        36373                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          292                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        36499                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          215                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        36652                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           31                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          205                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        36757                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           27                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          347                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        36806                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           44                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          160                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        36230                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           33                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          277                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        36864                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           44                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          613                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        36324                       # number of demand (read+write) misses
system.l2.demand_misses::total                 295134                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           33                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          235                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        36373                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           35                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          292                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        36499                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          215                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        36652                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           31                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          205                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        36757                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           27                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          347                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        36806                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           44                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          160                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        36230                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           33                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          277                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        36864                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           44                       # number of overall misses
system.l2.overall_misses::system.cpu7.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          613                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        36324                       # number of overall misses
system.l2.overall_misses::total                295134                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      4237000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     30503500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   4860331493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      4483000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     38008000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   4870485992                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      4752498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     27976500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   4898877492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      3993500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     26757000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   4912802492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      3361500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     45077500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   4909055991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      5960500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     20512000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   4838823991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      4318500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     36131000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   4926723489                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      5925500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     81131500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   4846166485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     39406520423                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data       262000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       195500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       653500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       195500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       203000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       203500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       136500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       132500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1001500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     18484500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     19248500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     17937000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     18474499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     21139000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     17148999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     21616500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     21952500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     156001498                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      4237000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     30503500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   4878815993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      4483000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     38008000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   4889734492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      4752498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     27976500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   4916814492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      3993500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     26757000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   4931276991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      3361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     45077500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   4930194991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      5960500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     20512000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   4855972990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      4318500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     36131000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   4948339989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      5925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     81131500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   4868118985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39562521921                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      4237000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     30503500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   4878815993                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      4483000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     38008000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   4889734492                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      4752498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     27976500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   4916814492                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      3993500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     26757000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   4931276991                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      3361500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     45077500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   4930194991                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      5960500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     20512000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   4855972990                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      4318500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     36131000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   4948339989                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      5925500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     81131500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   4868118985                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39562521921                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       197934                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst          906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        93839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       196628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst          852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        92983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       196788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst          784                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        93051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       197539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst          846                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        94115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       198518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         1151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        93925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       196856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst          776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        93282                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       196951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         1219                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        93695                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       196595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         1706                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        93764                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2334726                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24928                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24928                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               88                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            215                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2822                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       197934                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst          906                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        94104                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       196628                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst          852                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        93352                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       196788                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst          784                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        93413                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       197539                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst          846                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        94421                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       198518                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         1151                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        94271                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       196856                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst          776                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        93773                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       196951                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         1219                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        94026                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       196595                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         1706                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        94116                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2337548                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       197934                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst          906                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        94104                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       196628                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst          852                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        93352                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       196788                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst          784                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        93413                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       197539                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst          846                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        94421                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       198518                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         1151                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        94271                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       196856                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst          776                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        93773                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       196951                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         1219                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        94026                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       196595                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         1706                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        94116                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2337548                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.259382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.386129                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.342723                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.390996                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.274235                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.392419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.242317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.389130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000136                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.301477                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.390152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000224                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.206186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.387063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.227235                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.391782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000224                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.itb.walker     0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.359320                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.385649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125915                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.307692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.444444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.342857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.352273                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.062500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.107143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.137931                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.100000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.105263                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.083333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.120000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.106977                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.524528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.387534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.378453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.437908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.465318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.252546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.471299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.465909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.410347                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000167                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.259382                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.386519                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000178                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.342723                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.390983                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000188                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.274235                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.392365                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000157                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.242317                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.389288                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000136                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.301477                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.390428                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000224                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.206186                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.386359                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000168                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.227235                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.392062                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000224                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.itb.walker     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.359320                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.385949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126258                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000167                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.259382                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.386519                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000178                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.342723                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.390983                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000188                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.274235                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.392365                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000157                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.242317                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.389288                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000136                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.301477                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.390428                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000224                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.206186                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.386359                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000168                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.227235                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.392062                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000224                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.itb.walker     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.359320                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.385949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126258                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 128393.939394                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 129802.127660                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 134137.315588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 128085.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 130164.383562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 133966.497745                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 128445.891892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 130123.255814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 134160.687170                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 128822.580645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 130521.951220                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 134145.277339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 129906.340058                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 133962.504871                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 135465.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst       128200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 134017.171412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 130863.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 130436.823105                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 134213.890405                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 134670.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 132351.549755                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 134020.090846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 134046.726342                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data        32625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data        65500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data        52400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data 16291.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21080.645161                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data        32500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data 65166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data        16375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data        50750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data 67833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data        68250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data 44166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 43543.478261                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 132982.014388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 134604.895105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 130927.007299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 137869.395522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 131298.136646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 138298.379032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 138567.307692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 133856.707317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134716.319516                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 128393.939394                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 129802.127660                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 134132.900586                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 128085.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 130164.383562                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 133968.998931                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 128445.891892                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 130123.255814                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 134148.600131                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 128822.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 130521.951220                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 134158.853851                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 129906.340058                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 133950.850160                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 135465.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst       128200                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 134031.824179                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 130863.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 130436.823105                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 134232.313070                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 134670.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 132351.549755                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 134019.353182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134049.353585                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 128393.939394                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 129802.127660                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 134132.900586                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 128085.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 130164.383562                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 133968.998931                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 128445.891892                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 130123.255814                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 134148.600131                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 128822.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 130521.951220                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 134158.853851                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 129906.340058                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 133950.850160                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 135465.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst       128200                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 134031.824179                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 130863.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 130436.823105                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 134232.313070                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 134670.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 132351.549755                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 134019.353182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134049.353585                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8212                       # number of writebacks
system.l2.writebacks::total                      8212                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst           64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           45                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           50                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           74                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           36                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data           24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst           62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data           24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                815                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data           24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst           62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data           24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 815                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data           24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst           62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data           24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                815                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          171                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        36196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          247                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        36323                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        36465                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          144                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        36577                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          283                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        36612                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        36070                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          219                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        36684                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        36136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           293161                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          161                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          156                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1158                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        36335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        36466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        36602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        36711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        36773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        36194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        36840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        36300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            294319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        36335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        36466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        36602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        36711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        36773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        36194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        36840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        36300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           294319                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      3374000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     21233500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   4458189993                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      3584500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     30465500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   4467137492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      3826998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     18642000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   4491544492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2969500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     17544500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   4505277492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      3064500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     34263500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   4502748991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      4808500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     10704000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   4437460491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      3347000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     26715500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   4520523489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      4883000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     67957000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   4446124485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  36086503423                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       228000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data        54500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       223000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       216500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data       272000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       657000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1705000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       223999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data       230500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data       170500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data       114500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       164500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1282499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     16955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     17675500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     16430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     17000499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     19368000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     15784999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     19900500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     20148500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    143263498                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      3374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     21233500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   4475145493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      3584500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     30465500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   4484812992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      3826998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     18642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   4507974492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     17544500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   4522277991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      3064500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     34263500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   4522116991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      4808500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     10704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   4453245490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      3347000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     26715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   4540423989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      4883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     67957000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   4466272985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36229766921                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      3374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     21233500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   4475145493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      3584500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     30465500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   4484812992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      3826998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     18642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   4507974492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     17544500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   4522277991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      3064500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     34263500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   4522116991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      4808500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     10704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   4453245490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      3347000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     26715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   4540423989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      4883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     67957000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   4466272985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36229766921                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       161499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       161000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       163000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       163498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       204000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       172500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       218000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       278000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1521497                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       130499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       100998                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       120500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       151000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       116000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       140500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       217999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1077496                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       291998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       261998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       263000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       283998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       355000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       288500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       358500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       495999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2598993                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000141                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.188742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.385724                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.289906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.390641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.191327                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.391882                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.170213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.388642                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.245873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.389800                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000193                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.110825                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.386677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000137                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.179655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.391526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000198                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.itb.walker     0.166667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.322978                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.385393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.125565                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.307692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.444444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.342857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.352273                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.062500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.107143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.137931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.142857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.100000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.105263                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.083333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.120000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.106977                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.524528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.387534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.378453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.437908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.465318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.252546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.471299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.465909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.410347                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.188742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.386115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.289906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.390629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.191327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.391830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.170213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.388801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.245873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.390078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.110825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.385975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.179655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.391807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.itb.walker     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.322978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.385694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125909                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.188742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.386115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.289906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.390629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.191327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.391830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.170213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.388801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.245873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.390078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.110825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.385975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.179655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.391807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.itb.walker     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.322978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.385694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125909                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       120500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 124172.514620                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 123168.029423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 119483.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 123342.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 122983.715332                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 119593.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst       124280                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 123174.125655                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       118780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 121836.805556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 123172.416874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 121072.438163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 122985.605566                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 126539.473684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 124465.116279                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 123023.578902                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 123962.962963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 121988.584475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 123228.750654                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 125205.128205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 123333.938294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 123038.645257                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 123094.488772                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data        57000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data        55750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data        54400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        55000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55999.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        57625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 56833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data        57250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 55760.826087                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 121982.014388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 123604.895105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 119927.007299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 126869.395522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 120298.136646                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 127298.379032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 127567.307692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 122856.707317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123716.319516                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       120500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 124172.514620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 123163.492308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 119483.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 123342.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 122986.151264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 119593.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst       124280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 123161.971805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       118780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 121836.805556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 123185.911334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 121072.438163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 122973.839257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 126539.473684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 124465.116279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 123038.224291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 123962.962963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 121988.584475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 123247.122394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 125205.128205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 123333.938294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 123037.823278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123096.935369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       120500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 124172.514620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 123163.492308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 119483.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 123342.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 122986.151264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 119593.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst       124280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 123161.971805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       118780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 121836.805556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 123185.911334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 121072.438163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 122973.839257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 126539.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 124465.116279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 123038.224291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 123962.962963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 121988.584475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 123247.122394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 125205.128205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 123333.938294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 123037.823278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 123096.935369                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       6040                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        73556                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        73556    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         73556                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2066                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2066    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2066                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     1048402672.605791                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    135068486.058003                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-1.34218e+08            8      0.45%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.68435e+08            8      0.45%      0.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-4.02653e+08            3      0.17%      1.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-5.36871e+08            2      0.11%      1.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.71089e+08            3      0.17%      1.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-8.05306e+08            6      0.33%      1.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-9.39524e+08          144      8.02%      9.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.07374e+09          753     41.93%     51.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.20796e+09          782     43.54%     95.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.34218e+09           77      4.29%     99.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+09-1.4764e+09           10      0.56%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        1048283417.821725      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  18830336                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         1796                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    29448552.338530                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   48298996.836333                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         1377     76.67%     76.67% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          233     12.97%     89.64% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           96      5.35%     94.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           40      2.23%     97.22% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08            6      0.33%     97.55% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08            6      0.33%     97.88% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           14      0.78%     98.66% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            7      0.39%     99.05% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.11%     99.16% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            8      0.45%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.06%     99.67% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.06%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            3      0.17%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           1796                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       29443601.354338      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 528896                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           73556                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       101475.772201                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      99837.191814                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      22532.839481                       # Read request-response latency
system.Lmon0.readLatencyHist::0-65535              77      0.10%      0.10% # Read request-response latency
system.Lmon0.readLatencyHist::65536-131071        67970     92.41%     92.51% # Read request-response latency
system.Lmon0.readLatencyHist::131072-196607         4557      6.20%     98.71% # Read request-response latency
system.Lmon0.readLatencyHist::196608-262143          881      1.20%     99.90% # Read request-response latency
system.Lmon0.readLatencyHist::262144-327679           60      0.08%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-393215            3      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::393216-458751            1      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::458752-524287            1      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::524288-589823            5      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::655360-720895            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::720896-786431            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             73556                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               73556                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           244203.559193                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          151562.746463                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    7      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               5      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000              11      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000              34      0.05%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000              18      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000              42      0.06%      0.16% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000              50      0.07%      0.23% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000              67      0.09%      0.32% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000             135      0.18%      0.50% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000             139      0.19%      0.69% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000             141      0.19%      0.88% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000             173      0.24%      1.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000             238      0.32%      1.44% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000             282      0.38%      1.82% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000             346      0.47%      2.29% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000             385      0.52%      2.82% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000             425      0.58%      3.40% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000             465      0.63%      4.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000            578      0.79%      4.81% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             70015     95.19%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          15426000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 73556                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2066                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         8788430.784124                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        13390953.263523                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             1      0.05%      0.15% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             2      0.10%      0.24% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             1      0.05%      0.29% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             2      0.10%      0.39% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.05%      0.44% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.44% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            2      0.10%      0.53% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2055     99.47%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           55000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       364652000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2066                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 75622                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             237531.895480                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            146474.901228                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      7      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 5      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                12      0.02%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                34      0.04%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                20      0.03%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                44      0.06%      0.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                53      0.07%      0.23% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                77      0.10%      0.33% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000               142      0.19%      0.52% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000               146      0.19%      0.71% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000               154      0.20%      0.92% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000               188      0.25%      1.17% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000               249      0.33%      1.50% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000               314      0.42%      1.91% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000               390      0.52%      2.43% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000               408      0.54%      2.97% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000               474      0.63%      3.59% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000               556      0.74%      4.33% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000              629      0.83%      5.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               71720     94.84%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            15426000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   75622                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         1796                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.414254                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.501694                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             1060     59.02%     59.02% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              728     40.53%     99.55% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                8      0.45%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         1796                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         1796                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            1796    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         1796                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              1796                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            40.953229                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            5.282550                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     5      0.28%      0.28% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                     7      0.39%      0.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                    6      0.33%      1.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                   1      0.06%      1.06% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   2      0.11%      1.17% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                   1      0.06%      1.22% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                   2      0.11%      1.34% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   6      0.33%      1.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                  90      5.01%      6.68% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                 445     24.78%     31.46% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                 763     42.48%     73.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                 380     21.16%     95.10% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                  75      4.18%     99.28% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                  12      0.67%     99.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                1796                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             1796                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            1.150334                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.886680                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                    739     41.15%     41.15% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                    638     35.52%     76.67% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    233     12.97%     89.64% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     96      5.35%     94.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     27      1.50%     96.49% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     13      0.72%     97.22% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      6      0.33%     97.55% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      6      0.33%     97.88% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     10      0.56%     98.44% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      4      0.22%     98.66% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     7      0.39%     99.05% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     2      0.11%     99.16% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     4      0.22%     99.39% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     4      0.22%     99.61% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.06%     99.67% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     1      0.06%     99.72% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     2      0.11%     99.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     1      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     1      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               1796                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        73538                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        73538    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         73538                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2091                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2091    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2091                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     1048160356.347439                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    134810430.271387                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-1.34218e+08            9      0.50%      0.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.68435e+08            8      0.45%      0.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-4.02653e+08            2      0.11%      1.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-5.36871e+08            2      0.11%      1.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.71089e+08            3      0.17%      1.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-8.05306e+08            4      0.22%      1.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-9.39524e+08          149      8.30%      9.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.07374e+09          773     43.04%     52.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.20796e+09          763     42.48%     95.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.34218e+09           78      4.34%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+09-1.4764e+09            5      0.28%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        1048026890.801213      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  18825728                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         1796                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    29804899.777283                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   47325904.246487                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         1338     74.50%     74.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          265     14.76%     89.25% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           95      5.29%     94.54% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           57      3.17%     97.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08            4      0.22%     97.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08            3      0.17%     98.11% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           12      0.67%     98.78% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.11%     98.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.11%     99.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            9      0.50%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            5      0.28%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.11%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           1796                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       29799888.882827      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 535296                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           73538                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       101449.226250                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      99810.560928                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      22490.841769                       # Read request-response latency
system.Lmon1.readLatencyHist::0-65535              88      0.12%      0.12% # Read request-response latency
system.Lmon1.readLatencyHist::65536-131071        67975     92.44%     92.55% # Read request-response latency
system.Lmon1.readLatencyHist::131072-196607         4534      6.17%     98.72% # Read request-response latency
system.Lmon1.readLatencyHist::196608-262143          886      1.20%     99.93% # Read request-response latency
system.Lmon1.readLatencyHist::262144-327679           43      0.06%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::327680-393215            4      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::393216-458751            4      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::458752-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-655359            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::655360-720895            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::720896-786431            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             73538                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples               73538                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           246657.836765                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          667097.277425                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    6      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               7      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000              22      0.03%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000              28      0.04%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000              39      0.05%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000              43      0.06%      0.20% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000              61      0.08%      0.28% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000             107      0.15%      0.43% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000             116      0.16%      0.59% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000             166      0.23%      0.81% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000             200      0.27%      1.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000             245      0.33%      1.42% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000             275      0.37%      1.79% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000             334      0.45%      2.25% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000             395      0.54%      2.78% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000             430      0.58%      3.37% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000             496      0.67%      4.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000            505      0.69%      4.73% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             70060     95.27%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         176399000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 73538                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2091                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         8572812.529890                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        12084708.013499                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             1      0.05%      0.14% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             1      0.05%      0.19% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             1      0.05%      0.24% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             1      0.05%      0.29% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             1      0.05%      0.33% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             4      0.19%      0.53% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             2      0.10%      0.62% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            1      0.05%      0.67% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2077     99.33%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           18000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       160490000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2091                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 75629                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             237510.531674                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            146640.113660                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      6      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 9      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                22      0.03%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                31      0.04%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                43      0.06%      0.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                47      0.06%      0.21% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                64      0.08%      0.30% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000               114      0.15%      0.45% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000               122      0.16%      0.61% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000               175      0.23%      0.84% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000               211      0.28%      1.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000               250      0.33%      1.45% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000               300      0.40%      1.85% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000               386      0.51%      2.36% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000               424      0.56%      2.92% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000               488      0.65%      3.56% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000               577      0.76%      4.33% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000              563      0.74%      5.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               71794     94.93%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            13135000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   75629                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         1796                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.414811                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.510593                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             1067     59.41%     59.41% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              713     39.70%     99.11% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2               16      0.89%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         1796                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         1796                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            1796    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         1796                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              1796                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            40.943764                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            5.279240                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                     6      0.33%      0.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                     7      0.39%      0.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                    4      0.22%      0.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                   2      0.11%      1.06% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                   2      0.11%      1.17% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                   1      0.06%      1.22% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                   3      0.17%      1.39% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                   3      0.17%      1.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                  87      4.84%      6.40% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                 457     25.45%     31.85% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                 729     40.59%     72.44% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                 417     23.22%     95.66% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                  66      3.67%     99.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                  12      0.67%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                1796                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             1796                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            1.164254                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.848668                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                    743     41.37%     41.37% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                    595     33.13%     74.50% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    265     14.76%     89.25% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     95      5.29%     94.54% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     38      2.12%     96.66% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     19      1.06%     97.72% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      4      0.22%     97.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      3      0.17%     98.11% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      5      0.28%     98.39% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      7      0.39%     98.78% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     2      0.11%     98.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     2      0.11%     99.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     7      0.39%     99.39% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     2      0.11%     99.50% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     5      0.28%     99.78% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     2      0.11%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     1      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               1796                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        73628                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        73628    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         73628                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2002                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2002    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2002                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     1049443207.126949                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    134065782.894989                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-1.34218e+08            9      0.50%      0.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.68435e+08            6      0.33%      0.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-4.02653e+08            4      0.22%      1.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-5.36871e+08            2      0.11%      1.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.71089e+08            2      0.11%      1.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-8.05306e+08            7      0.39%      1.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-9.39524e+08          141      7.85%      9.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.07374e+09          763     42.48%     52.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.20796e+09          784     43.65%     95.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.34218e+09           75      4.18%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+09-1.4764e+09            3      0.17%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        1049309525.903773      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  18848768                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         1796                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    28536302.895323                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   49060118.160278                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         1361     75.78%     75.78% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          266     14.81%     90.59% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           88      4.90%     95.49% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           35      1.95%     97.44% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08            7      0.39%     97.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     97.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           17      0.95%     98.78% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.06%     98.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            6      0.33%     99.16% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            7      0.39%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.06%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.06%     99.67% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            3      0.17%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            2      0.11%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           1796                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       28531505.281406      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 512512                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           73628                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       101427.159505                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      99804.716923                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      22335.403232                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           87      0.12%      0.12% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        63220     85.86%     85.98% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         4835      6.57%     92.55% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         2903      3.94%     96.49% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         1688      2.29%     98.78% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          627      0.85%     99.64% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143          210      0.29%     99.92% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           31      0.04%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           13      0.02%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            4      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            2      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            1      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            2      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            1      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             73628                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               73628                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           246189.058510                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          623096.318762                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    7      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               4      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               8      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000              16      0.02%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000              19      0.03%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000              38      0.05%      0.13% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000              52      0.07%      0.20% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000              69      0.09%      0.29% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000              98      0.13%      0.42% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000             127      0.17%      0.60% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000             152      0.21%      0.80% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000             193      0.26%      1.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000             268      0.36%      1.43% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000             275      0.37%      1.80% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000             369      0.50%      2.30% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000             369      0.50%      2.80% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000             418      0.57%      3.37% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000             509      0.69%      4.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000            495      0.67%      4.74% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             70141     95.26%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         164091000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 73628                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2002                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         9440632.867133                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        27247305.604522                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             2      0.10%      0.15% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.15% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             2      0.10%      0.25% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             2      0.10%      0.35% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             2      0.10%      0.45% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.05%      0.50% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            1      0.05%      0.55% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            1991     99.45%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           33000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      1097669000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2002                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 75630                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             239672.193574                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            614147.564878                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      7      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 4      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 9      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                16      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                20      0.03%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                42      0.06%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                55      0.07%      0.20% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                73      0.10%      0.30% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000               101      0.13%      0.43% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000               131      0.17%      0.61% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000               168      0.22%      0.83% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000               217      0.29%      1.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000               282      0.37%      1.49% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000               304      0.40%      1.89% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000               421      0.56%      2.45% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000               393      0.52%      2.97% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000               457      0.60%      3.57% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000               586      0.77%      4.35% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000              561      0.74%      5.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               71782     94.91%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           164091000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   75630                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         1796                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.423163                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.505345                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             1046     58.24%     58.24% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              740     41.20%     99.44% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2               10      0.56%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         1796                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         1796                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            1796    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         1796                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              1796                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            40.993875                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            5.236306                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     6      0.33%      0.33% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                     6      0.33%      0.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                    5      0.28%      0.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                   2      0.11%      1.06% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                   2      0.11%      1.17% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                   2      0.11%      1.28% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                   1      0.06%      1.34% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                   3      0.17%      1.50% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                  89      4.96%      6.46% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                 437     24.33%     30.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                 746     41.54%     72.33% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                 412     22.94%     95.27% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                  76      4.23%     99.50% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   9      0.50%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                1796                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             1796                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            1.114699                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.916411                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-1                 1361     75.78%     75.78% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2-3                  354     19.71%     95.49% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-5                   35      1.95%     97.44% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6-7                    7      0.39%     97.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-9                   17      0.95%     98.78% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10-11                  7      0.39%     99.16% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-13                  7      0.39%     99.55% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14-15                  2      0.11%     99.67% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-17                  3      0.17%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18-19                  2      0.11%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-21                  0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::22-23                  1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               1796                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        73572                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        73572    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         73572                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2054                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.875852                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.309810                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     5.626521                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.05%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2053     99.95%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2054                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     1048630734.966592                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    135423954.019387                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-1.34218e+08            9      0.50%      0.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.68435e+08            8      0.45%      0.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-4.02653e+08            3      0.17%      1.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-5.36871e+08            1      0.06%      1.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.71089e+08            2      0.11%      1.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-8.05306e+08            7      0.39%      1.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-9.39524e+08          146      8.13%      9.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.07374e+09          772     42.98%     52.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.20796e+09          764     42.54%     95.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.34218e+09           80      4.45%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+09-1.4764e+09            4      0.22%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        1048511441.839958      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  18834432                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         1796                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    29263251.670379                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   47655251.369285                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         1340     74.61%     74.61% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          286     15.92%     90.53% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           98      5.46%     95.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           31      1.73%     97.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08            5      0.28%     98.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08            3      0.17%     98.16% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           10      0.56%     98.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.11%     98.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            5      0.28%     99.11% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            6      0.33%     99.44% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            4      0.22%     99.67% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            3      0.17%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.11%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           1796                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       29258387.509450      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 525569                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           73572                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       101380.355298                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      99766.033434                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      22185.321192                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535          105      0.14%      0.14% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        63129     85.81%     85.95% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         4880      6.63%     92.58% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         2957      4.02%     96.60% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         1592      2.16%     98.76% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          648      0.88%     99.65% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143          205      0.28%     99.92% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           30      0.04%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           14      0.02%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            2      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            3      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            1      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            4      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             73572                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               73572                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           246365.383570                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          621185.477800                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    7      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                1      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               2      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000              11      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000              17      0.02%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000              33      0.04%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000              47      0.06%      0.16% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000              51      0.07%      0.23% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000              69      0.09%      0.32% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000             112      0.15%      0.48% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000             131      0.18%      0.65% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000             149      0.20%      0.86% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000             178      0.24%      1.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000             256      0.35%      1.45% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000             287      0.39%      1.84% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000             365      0.50%      2.33% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000             378      0.51%      2.85% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000             385      0.52%      3.37% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000             461      0.63%      4.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000            528      0.72%      4.71% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             70104     95.29%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         163647000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 73572                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2054                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         8831385.102240                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        12267675.158824                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             2      0.10%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             1      0.05%      0.15% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             1      0.05%      0.19% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.19% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             2      0.10%      0.29% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             1      0.05%      0.34% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             3      0.15%      0.49% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             2      0.10%      0.58% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             4      0.19%      0.78% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            3      0.15%      0.93% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2035     99.07%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           41000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       188135000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2054                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 75626                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             239683.574432                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            612096.158707                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      7      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 2      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                11      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                17      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                34      0.04%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                50      0.07%      0.16% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                56      0.07%      0.24% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                80      0.11%      0.34% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000               120      0.16%      0.50% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000               138      0.18%      0.68% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000               164      0.22%      0.90% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000               202      0.27%      1.17% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000               270      0.36%      1.52% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000               312      0.41%      1.94% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000               409      0.54%      2.48% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000               403      0.53%      3.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000               427      0.56%      3.57% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000               545      0.72%      4.29% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000              586      0.77%      5.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               71792     94.93%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           163647000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   75626                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         1796                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.423163                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.511917                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             1052     58.57%     58.57% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              728     40.53%     99.11% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2               16      0.89%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         1796                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         1796                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            1796    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         1796                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              1796                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            40.962138                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            5.294525                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     6      0.33%      0.33% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                     5      0.28%      0.61% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                    7      0.39%      1.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                   2      0.11%      1.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                   1      0.06%      1.17% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                   2      0.11%      1.28% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                   1      0.06%      1.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                   6      0.33%      1.67% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                  83      4.62%      6.29% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                 452     25.17%     31.46% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                 727     40.48%     71.94% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                 417     23.22%     95.16% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                  76      4.23%     99.39% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                  10      0.56%     99.94% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                1796                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             1796                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            1.143096                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.861533                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-1                 1340     74.61%     74.61% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2-3                  384     21.38%     95.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-5                   31      1.73%     97.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6-7                    8      0.45%     98.16% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-9                   10      0.56%     98.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10-11                  7      0.39%     99.11% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-13                  6      0.33%     99.44% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14-15                  7      0.39%     99.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-17                  2      0.11%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18-19                  0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-21                  0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::22-23                  1      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               1796                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       294295                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       294295    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         294295                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         8213                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.968952                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.827215                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.813774                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         8212     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          8213                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      4194636971.046771                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     4116262992.060450                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     530240155.200169                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-5.36871e+08            8      0.45%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-1.07374e+09            8      0.45%      0.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.61061e+09            3      0.17%      1.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-2.14748e+09            2      0.11%      1.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.68435e+09            2      0.11%      1.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-3.22123e+09            5      0.28%      1.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.7581e+09          135      7.52%      9.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.29497e+09          856     47.66%     56.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.83184e+09          686     38.20%     94.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.36871e+09           89      4.96%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+09-5.90558e+09            2      0.11%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.90558e+09-6.44245e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.44245e+09-6.97932e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.97932e+09-7.51619e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.51619e+09-8.05306e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+09-8.58993e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.58993e+09-9.12681e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.12681e+09-9.66368e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.66368e+09-1.02005e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.02005e+10-1.07374e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             1796                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         4194131276.366669      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   75339264                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          1796                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     117053006.681514                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    169127806.815759                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         1456     81.07%     81.07% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          259     14.42%     95.49% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08           25      1.39%     96.88% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08            7      0.39%     97.27% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           10      0.56%     97.83% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            5      0.28%     98.11% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            7      0.39%     98.50% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            6      0.33%     98.83% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            9      0.50%     99.33% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            4      0.22%     99.55% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            3      0.17%     99.72% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            4      0.22%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            1      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            1796                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        117033383.028021      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2102273                       # Number of bytes written
system.Hmon.readLatencyHist::samples           294294                       # Read request-response latency
system.Hmon.readLatencyHist::mean        113051.613353                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       111228.873790                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       24381.424204                       # Read request-response latency
system.Hmon.readLatencyHist::0-65535              342      0.12%      0.12% # Read request-response latency
system.Hmon.readLatencyHist::65536-131071       263622     89.58%     89.69% # Read request-response latency
system.Hmon.readLatencyHist::131072-196607        24534      8.34%     98.03% # Read request-response latency
system.Hmon.readLatencyHist::196608-262143         5119      1.74%     99.77% # Read request-response latency
system.Hmon.readLatencyHist::262144-327679          612      0.21%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::327680-393215           34      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::393216-458751            7      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::458752-524287            7      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::524288-589823           12      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-655359            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::655360-720895            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::720896-786431            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             294294                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               294295                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            61037.464109                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           65366.689279                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 20050      6.81%      6.81% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             17938      6.10%     12.91% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            18325      6.23%     19.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            23047      7.83%     26.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            16865      5.73%     32.70% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            17142      5.82%     38.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            13312      4.52%     43.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            11704      3.98%     47.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            11024      3.75%     50.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000            10187      3.46%     54.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             9678      3.29%     57.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             9442      3.21%     60.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             9451      3.21%     63.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             8267      2.81%     66.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             7575      2.57%     69.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             7480      2.54%     71.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             6235      2.12%     73.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             6120      2.08%     76.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             5724      1.94%     78.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            5266      1.79%     79.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              59463     20.21%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            7998000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 294295                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               8213                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2187144.770486                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         3009479.228381                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            198      2.41%      2.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             36      0.44%      2.85% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             38      0.46%      3.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             86      1.05%      4.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             35      0.43%      4.79% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             40      0.49%      5.27% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             65      0.79%      6.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             25      0.30%      6.37% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             44      0.54%      6.90% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             28      0.34%      7.24% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             39      0.47%      7.72% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             41      0.50%      8.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             41      0.50%      8.72% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             35      0.43%      9.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             37      0.45%      9.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             31      0.38%      9.97% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            28      0.34%     10.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             7366     89.69%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         70774000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 8213                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 302508                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              59380.313909                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             64069.408345                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   20760      6.86%      6.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               18410      6.09%     12.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              18799      6.21%     19.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              25575      8.45%     27.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              17588      5.81%     33.43% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              17909      5.92%     39.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              13949      4.61%     43.96% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              12217      4.04%     48.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              11530      3.81%     51.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000              10641      3.52%     55.33% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              10018      3.31%     58.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               9836      3.25%     61.89% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               9747      3.22%     65.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               8544      2.82%     67.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               7883      2.61%     70.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               7787      2.57%     73.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               6271      2.07%     75.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               6168      2.04%     77.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               6090      2.01%     79.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              5255      1.74%     80.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                57531     19.02%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              7998000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   302508                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         1796                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       1.878619                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.279698                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0               243     13.53%     13.53% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               512     28.51%     42.04% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               526     29.29%     71.33% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               318     17.71%     89.03% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4               145      8.07%     97.10% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                38      2.12%     99.22% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                12      0.67%     99.89% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 2      0.11%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          1796                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         1796                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             1796    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         1796                       # Outstanding write transactions
system.Hmon.readTransHist::samples               1796                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            163.853563                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           160.792835                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            20.715616                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     6      0.33%      0.33% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                    7      0.39%      0.72% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                    4      0.22%      0.95% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                    2      0.11%      1.06% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                    2      0.11%      1.17% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                    2      0.11%      1.28% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                   1      0.06%      1.34% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  6      0.33%      1.67% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                 98      5.46%      7.13% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                490     27.28%     34.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                761     42.37%     76.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                355     19.77%     96.55% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                 57      3.17%     99.72% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  5      0.28%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 1796                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              1796                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             4.572383                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            6.606555                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                   973     54.18%     54.18% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   671     37.36%     91.54% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   76      4.23%     95.77% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  20      1.11%     96.88% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                   6      0.33%     97.22% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                   4      0.22%     97.44% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   8      0.45%     97.88% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   4      0.22%     98.11% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   7      0.39%     98.50% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   6      0.33%     98.83% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   4      0.22%     99.05% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   5      0.28%     99.33% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   2      0.11%     99.44% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   3      0.17%     99.61% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   3      0.17%     99.78% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   3      0.17%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   1      0.06%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                1796                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     2159436                       # DTB read hits
system.cpu0.dtb.read_misses                     98982                       # DTB read misses
system.cpu0.dtb.write_hits                     845455                       # DTB write hits
system.cpu0.dtb.write_misses                       22                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 2258418                       # DTB read accesses
system.cpu0.dtb.write_accesses                 845477                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          3004891                       # DTB hits
system.cpu0.dtb.misses                          99004                       # DTB misses
system.cpu0.dtb.accesses                      3103895                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                     5968270                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                 5968270                       # ITB inst accesses
system.cpu0.itb.hits                          5968270                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                      5968270                       # DTB accesses
system.cpu0.numCycles                        35554024                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    5950835                       # Number of instructions committed
system.cpu0.committedOps                      5982351                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              4917966                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      14959                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       499187                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     4917966                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads            8817188                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           3197864                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            24153785                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            3072497                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      3005622                       # number of memory refs
system.cpu0.num_load_insts                    2159631                       # Number of load instructions
system.cpu0.num_store_insts                    845991                       # Number of store instructions
system.cpu0.num_idle_cycles              454442.990861                       # Number of idle cycles
system.cpu0.num_busy_cycles              35099581.009139                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.987218                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.012782                       # Percentage of idle cycles
system.cpu0.Branches                           798366                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  2977402     49.76%     49.76% # Class of executed instruction
system.cpu0.op_class::IntMult                     161      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 8      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     49.77% # Class of executed instruction
system.cpu0.op_class::MemRead                 2159631     36.09%     85.86% # Class of executed instruction
system.cpu0.op_class::MemWrite                 845991     14.14%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   5983193                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements              906                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6320826                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              906                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6976.629139                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11937446                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11937446                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst      5967364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        5967364                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst      5967364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         5967364                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst      5967364                       # number of overall hits
system.cpu0.icache.overall_hits::total        5967364                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst          906                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          906                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst          906                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           906                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst          906                       # number of overall misses
system.cpu0.icache.overall_misses::total          906                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     41738240                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41738240                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     41738240                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41738240                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     41738240                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41738240                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst      5968270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5968270                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst      5968270                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5968270                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst      5968270                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5968270                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000152                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000152                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000152                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000152                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000152                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 46068.697572                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46068.697572                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 46068.697572                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46068.697572                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 46068.697572                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46068.697572                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst          906                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          906                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst          906                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst          906                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     39844760                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39844760                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     39844760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39844760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     39844760                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39844760                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000152                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000152                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 43978.763797                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43978.763797                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 43978.763797                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43978.763797                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 43978.763797                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43978.763797                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               107                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            96020                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.280638                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3119880                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            96020                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.491981                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.280638                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.997190                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997190                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6105998                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6105998                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      2062248                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2062248                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       843791                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        843791                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data           65                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           65                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         1189                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1189                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      2906039                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2906039                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      2906104                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2906104                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data        95770                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        95770                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          349                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          349                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           30                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          197                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          120                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data        96119                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         96119                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data        96149                       # number of overall misses
system.cpu0.dcache.overall_misses::total        96149                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   5788344117                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5788344117                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data     21897492                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     21897492                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      5517495                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5517495                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      2837500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2837500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   5810241609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5810241609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   5810241609                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5810241609                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      2158018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2158018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       844140                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       844140                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data           95                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           95                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         1315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         1309                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1309                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      3002158                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3002158                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      3002253                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3002253                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.044379                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044379                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000413                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000413                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.315789                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.315789                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.149810                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.149810                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.091673                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091673                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.032017                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032017                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.032026                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032026                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 60440.055518                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60440.055518                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 62743.530086                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62743.530086                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 28007.588832                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28007.588832                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 23645.833333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23645.833333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 60448.419241                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60448.419241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 60429.558383                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60429.558383                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3066                       # number of writebacks
system.cpu0.dcache.writebacks::total             3066                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           27                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data        95770                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95770                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          349                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          349                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           30                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           30                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          120                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data        96119                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96119                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data        96149                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96149                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   5595774597                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5595774597                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data     21198494                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     21198494                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      1671000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1671000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      3509501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3509501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      2599500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2599500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   5616973091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5616973091                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   5618644091                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5618644091                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       302495                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       302495                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       455000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       455000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       757495                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       757495                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.044379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000413                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000413                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.315789                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.315789                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.129278                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.129278                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.091673                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091673                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.032017                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032017                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.032026                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032026                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 58429.305597                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58429.305597                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 60740.670487                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60740.670487                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data        55700                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        55700                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 20644.123529                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20644.123529                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 21662.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21662.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 58437.697968                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58437.697968                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 58436.843763                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58436.843763                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              6656                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     2150254                       # DTB read hits
system.cpu1.dtb.read_misses                     98336                       # DTB read misses
system.cpu1.dtb.write_hits                     842271                       # DTB write hits
system.cpu1.dtb.write_misses                       22                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 2248590                       # DTB read accesses
system.cpu1.dtb.write_accesses                 842293                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          2992525                       # DTB hits
system.cpu1.dtb.misses                          98358                       # DTB misses
system.cpu1.dtb.accesses                      3090883                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                     5941474                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 5941474                       # ITB inst accesses
system.cpu1.itb.hits                          5941474                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                      5941474                       # DTB accesses
system.cpu1.numCycles                        35554214                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    5925113                       # Number of instructions committed
system.cpu1.committedOps                      5956359                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              4895687                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      14514                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       497148                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     4895687                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads            8776530                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           3181536                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            24048569                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            3058840                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      2993187                       # number of memory refs
system.cpu1.num_load_insts                    2150420                       # Number of load instructions
system.cpu1.num_store_insts                    842767                       # Number of store instructions
system.cpu1.num_idle_cycles              551893.313234                       # Number of idle cycles
system.cpu1.num_busy_cycles              35002320.686766                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.984477                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.015523                       # Percentage of idle cycles
system.cpu1.Branches                           795165                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  2963825     49.75%     49.75% # Class of executed instruction
system.cpu1.op_class::IntMult                     122      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     49.75% # Class of executed instruction
system.cpu1.op_class::MemRead                 2150420     36.10%     85.85% # Class of executed instruction
system.cpu1.op_class::MemWrite                 842767     14.15%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   5957137                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements              852                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6278290                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              852                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7368.884977                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11883800                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11883800                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst      5940622                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5940622                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst      5940622                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5940622                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst      5940622                       # number of overall hits
system.cpu1.icache.overall_hits::total        5940622                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst          852                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          852                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst          852                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           852                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst          852                       # number of overall misses
system.cpu1.icache.overall_misses::total          852                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     47525342                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47525342                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     47525342                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47525342                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     47525342                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47525342                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst      5941474                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5941474                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst      5941474                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5941474                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst      5941474                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5941474                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 55780.917840                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55780.917840                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 55780.917840                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55780.917840                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 55780.917840                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55780.917840                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst          852                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          852                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst          852                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          852                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst          852                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          852                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     45768658                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     45768658                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     45768658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     45768658                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     45768658                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     45768658                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 53719.082160                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53719.082160                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 53719.082160                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53719.082160                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 53719.082160                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53719.082160                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry                96                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            95294                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          255.173585                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1991549                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            95294                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            20.898997                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   255.173585                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.996772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6080500                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6080500                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      2054053                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2054053                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       840689                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        840689                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           72                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           72                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data          995                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          995                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         1051                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1051                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      2894742                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2894742                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      2894814                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2894814                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data        94944                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94944                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          429                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          429                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           28                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data           94                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           94                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data        95373                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         95373                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data        95401                       # number of overall misses
system.cpu1.dcache.overall_misses::total        95401                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   5785650151                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5785650151                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     23835490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     23835490                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      5573498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5573498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      2306000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2306000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   5809485641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5809485641                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   5809485641                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5809485641                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      2148997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2148997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       841118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       841118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          100                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          100                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         1149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         1145                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1145                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      2990115                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2990115                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      2990215                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2990215                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.044181                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044181                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000510                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.280000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.280000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.134030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.134030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.082096                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.082096                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.031896                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.031896                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.031904                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.031904                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 60937.501590                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60937.501590                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 55560.582751                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55560.582751                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 36191.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36191.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 24531.914894                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24531.914894                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 60913.315519                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60913.315519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 60895.437585                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60895.437585                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2948                       # number of writebacks
system.cpu1.dcache.writebacks::total             2948                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data        94944                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94944                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          429                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          429                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           28                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          131                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data           94                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           94                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data        95373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data        95401                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95401                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   5594810387                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5594810387                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     22972500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     22972500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      1728000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1728000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      4098000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4098000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      2118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   5617782887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5617782887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   5619510887                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5619510887                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       260498                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       260498                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       416500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       416500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       676998                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       676998                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.044181                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044181                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000510                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.280000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.280000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.114012                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.114012                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.082096                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.082096                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.031896                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.031896                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.031904                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.031904                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 58927.477113                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58927.477113                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 53548.951049                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53548.951049                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 61714.285714                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 61714.285714                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 31282.442748                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31282.442748                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 22531.914894                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 22531.914894                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 58903.283812                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 58903.283812                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 58904.108835                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 58904.108835                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              6737                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     2159228                       # DTB read hits
system.cpu2.dtb.read_misses                     98413                       # DTB read misses
system.cpu2.dtb.write_hits                     844922                       # DTB write hits
system.cpu2.dtb.write_misses                       24                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 2257641                       # DTB read accesses
system.cpu2.dtb.write_accesses                 844946                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          3004150                       # DTB hits
system.cpu2.dtb.misses                          98437                       # DTB misses
system.cpu2.dtb.accesses                      3102587                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                     5965171                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                 5965171                       # ITB inst accesses
system.cpu2.itb.hits                          5965171                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                      5965171                       # DTB accesses
system.cpu2.numCycles                        35554254                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    5947727                       # Number of instructions committed
system.cpu2.committedOps                      5978665                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              4915691                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      14794                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       498525                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     4915691                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads            8812875                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           3197197                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            24141936                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            3072156                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      3004804                       # number of memory refs
system.cpu2.num_load_insts                    2159366                       # Number of load instructions
system.cpu2.num_store_insts                    845438                       # Number of store instructions
system.cpu2.num_idle_cycles              446620.767335                       # Number of idle cycles
system.cpu2.num_busy_cycles              35107633.232665                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.987438                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.012562                       # Percentage of idle cycles
system.cpu2.Branches                           797134                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  2974460     49.75%     49.75% # Class of executed instruction
system.cpu2.op_class::IntMult                     145      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     49.75% # Class of executed instruction
system.cpu2.op_class::MemRead                 2159366     36.11%     85.86% # Class of executed instruction
system.cpu2.op_class::MemWrite                 845438     14.14%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   5979411                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements              784                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            6277672                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              784                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          8007.234694                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11931126                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11931126                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst      5964387                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5964387                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst      5964387                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5964387                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst      5964387                       # number of overall hits
system.cpu2.icache.overall_hits::total        5964387                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst          784                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          784                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst          784                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           784                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst          784                       # number of overall misses
system.cpu2.icache.overall_misses::total          784                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     37444786                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37444786                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     37444786                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37444786                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     37444786                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37444786                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst      5965171                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5965171                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst      5965171                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5965171                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst      5965171                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5965171                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000131                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000131                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000131                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000131                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000131                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000131                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 47761.206633                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47761.206633                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 47761.206633                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47761.206633                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 47761.206633                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47761.206633                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst          784                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          784                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst          784                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          784                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst          784                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          784                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     35798214                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     35798214                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     35798214                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     35798214                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     35798214                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     35798214                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000131                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000131                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000131                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000131                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 45660.987245                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45660.987245                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 45660.987245                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45660.987245                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 45660.987245                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45660.987245                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               103                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            95316                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          255.344470                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2504739                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            95316                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            26.278264                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   255.344470                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.997439                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997439                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6103841                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6103841                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      2062879                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2062879                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       843207                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        843207                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           47                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           47                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         1074                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1074                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         1152                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1152                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      2906086                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2906086                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      2906133                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2906133                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data        94991                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94991                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          445                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          445                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           26                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          203                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          112                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data        95436                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95436                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data        95462                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95462                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   5813471541                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5813471541                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data     23038491                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23038491                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      5944494                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5944494                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      2751000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2751000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data        32500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        32500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   5836510032                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5836510032                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   5836510032                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5836510032                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      2157870                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2157870                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       843652                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       843652                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           73                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           73                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         1277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         1264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      3001522                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3001522                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      3001595                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3001595                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.044021                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.044021                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000527                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.356164                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.356164                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.158966                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.158966                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.088608                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.088608                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.031796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.031804                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031804                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 61200.235191                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 61200.235191                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 51771.889888                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 51771.889888                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 29283.221675                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29283.221675                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 24562.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 24562.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 61156.272602                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 61156.272602                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 61139.616099                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 61139.616099                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3126                       # number of writebacks
system.cpu2.dcache.writebacks::total             3126                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           24                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data        94991                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94991                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          445                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          445                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           26                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          179                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          179                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          112                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data        95436                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95436                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data        95462                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95462                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   5622436997                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5622436997                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data     22145497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     22145497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1321001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1321001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      4268497                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4268497                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      2529000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2529000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data        30500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        30500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   5644582494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5644582494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   5645903495                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5645903495                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       267503                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       267503                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       382500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       382500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       650003                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       650003                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.044021                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.044021                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000527                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000527                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.356164                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.356164                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.140172                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.140172                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.088608                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.088608                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.031796                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.031796                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.031804                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.031804                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 59189.154730                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 59189.154730                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 49765.161798                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 49765.161798                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 50807.730769                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 50807.730769                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 23846.351955                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23846.351955                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 22580.357143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 22580.357143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 59145.212436                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 59145.212436                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 59142.941642                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 59142.941642                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              6778                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     2164461                       # DTB read hits
system.cpu3.dtb.read_misses                     98789                       # DTB read misses
system.cpu3.dtb.write_hits                     847387                       # DTB write hits
system.cpu3.dtb.write_misses                       25                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 2263250                       # DTB read accesses
system.cpu3.dtb.write_accesses                 847412                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          3011848                       # DTB hits
system.cpu3.dtb.misses                          98814                       # DTB misses
system.cpu3.dtb.accesses                      3110662                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                     5980934                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                 5980934                       # ITB inst accesses
system.cpu3.itb.hits                          5980934                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                      5980934                       # DTB accesses
system.cpu3.numCycles                        35603163                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    5963066                       # Number of instructions committed
system.cpu3.committedOps                      5994914                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              4930158                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      14957                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       500054                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     4930158                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads            8839073                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           3207716                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            24206396                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            3080762                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      3012515                       # number of memory refs
system.cpu3.num_load_insts                    2164606                       # Number of load instructions
system.cpu3.num_store_insts                    847909                       # Number of store instructions
system.cpu3.num_idle_cycles              320859.210665                       # Number of idle cycles
system.cpu3.num_busy_cycles              35282303.789335                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.990988                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.009012                       # Percentage of idle cycles
system.cpu3.Branches                           798963                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  2983001     49.75%     49.75% # Class of executed instruction
system.cpu3.op_class::IntMult                     160      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     49.76% # Class of executed instruction
system.cpu3.op_class::MemRead                 2164606     36.10%     85.86% # Class of executed instruction
system.cpu3.op_class::MemWrite                 847909     14.14%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   5995678                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements              846                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6274196                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              846                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7416.307329                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11962714                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11962714                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst      5980088                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5980088                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst      5980088                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5980088                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst      5980088                       # number of overall hits
system.cpu3.icache.overall_hits::total        5980088                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst          846                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          846                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst          846                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           846                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst          846                       # number of overall misses
system.cpu3.icache.overall_misses::total          846                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     36799823                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     36799823                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     36799823                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     36799823                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     36799823                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     36799823                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst      5980934                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5980934                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst      5980934                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5980934                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst      5980934                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5980934                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000141                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000141                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 43498.608747                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43498.608747                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 43498.608747                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43498.608747                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 43498.608747                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43498.608747                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst          846                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          846                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst          846                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          846                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst          846                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          846                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     35039177                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35039177                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     35039177                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35039177                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     35039177                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35039177                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000141                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000141                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 41417.466903                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41417.466903                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 41417.466903                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41417.466903                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 41417.466903                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41417.466903                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                84                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            96398                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          255.418573                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2903438                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            96398                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            30.119276                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   255.418573                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.997729                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997729                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          6120290                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         6120290                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      2066964                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2066964                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       845684                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        845684                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           49                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           49                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         1108                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1108                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1174                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1174                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      2912648                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2912648                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      2912697                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2912697                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data        96108                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        96108                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          397                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          397                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           28                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          126                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data        96505                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         96505                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data        96533                       # number of overall misses
system.cpu3.dcache.overall_misses::total        96533                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   5842311040                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5842311040                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data     22577993                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22577993                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      4559499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4559499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      3073500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3073500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   5864889033                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5864889033                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   5864889033                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5864889033                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      2163072                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2163072                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       846081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       846081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           77                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           77                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         1304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         1300                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1300                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      3009153                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3009153                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      3009230                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3009230                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.044431                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.044431                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000469                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000469                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.363636                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.363636                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.150307                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.150307                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.096923                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.096923                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.032070                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032070                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.032079                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032079                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 60789.019020                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60789.019020                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 56871.518892                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56871.518892                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 23262.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23262.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 24392.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 24392.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 60772.903300                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60772.903300                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 60755.275740                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60755.275740                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2983                       # number of writebacks
system.cpu3.dcache.writebacks::total             2983                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           27                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data        96108                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        96108                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          397                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          397                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           28                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data          169                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          169                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          126                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          126                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data        96505                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        96505                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data        96533                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        96533                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   5649103380                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5649103380                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data     21781999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     21781999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      1252000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1252000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      2971501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2971501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      2821500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2821500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   5670885379                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5670885379                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   5672137379                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5672137379                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       287496                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       287496                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       416000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       416000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       703496                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       703496                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.044431                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044431                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000469                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.363636                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.129601                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129601                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.096923                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.096923                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.032070                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.032070                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.032079                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032079                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 58778.700837                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58778.700837                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 54866.496222                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 54866.496222                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 44714.285714                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 44714.285714                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 17582.846154                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17582.846154                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 22392.857143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 22392.857143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 58762.606901                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58762.606901                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 58758.532098                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58758.532098                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              6757                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     2185603                       # DTB read hits
system.cpu4.dtb.read_misses                     99285                       # DTB read misses
system.cpu4.dtb.write_hits                     858066                       # DTB write hits
system.cpu4.dtb.write_misses                       28                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 2284888                       # DTB read accesses
system.cpu4.dtb.write_accesses                 858094                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          3043669                       # DTB hits
system.cpu4.dtb.misses                          99313                       # DTB misses
system.cpu4.dtb.accesses                      3142982                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                     6042763                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                 6042763                       # ITB inst accesses
system.cpu4.itb.hits                          6042763                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                      6042763                       # DTB accesses
system.cpu4.numCycles                        35849702                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    6024112                       # Number of instructions committed
system.cpu4.committedOps                      6059880                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              4985236                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      15740                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       505235                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     4985236                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads            8941390                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           3244316                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            24465643                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            3109149                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      3044656                       # number of memory refs
system.cpu4.num_load_insts                    2185862                       # Number of load instructions
system.cpu4.num_store_insts                    858794                       # Number of store instructions
system.cpu4.num_idle_cycles              76176.799873                       # Number of idle cycles
system.cpu4.num_busy_cycles              35773525.200127                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.997875                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.002125                       # Percentage of idle cycles
system.cpu4.Branches                           807856                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  3016143     49.76%     49.76% # Class of executed instruction
system.cpu4.op_class::IntMult                     192      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                12      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     49.77% # Class of executed instruction
system.cpu4.op_class::MemRead                 2185862     36.06%     85.83% # Class of executed instruction
system.cpu4.op_class::MemWrite                 858794     14.17%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   6061003                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             1151                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            6305541                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1151                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          5478.315378                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         12086677                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        12086677                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst      6041612                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        6041612                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst      6041612                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         6041612                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst      6041612                       # number of overall hits
system.cpu4.icache.overall_hits::total        6041612                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         1151                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1151                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         1151                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1151                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         1151                       # number of overall misses
system.cpu4.icache.overall_misses::total         1151                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     58511303                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     58511303                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     58511303                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     58511303                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     58511303                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     58511303                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst      6042763                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      6042763                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst      6042763                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      6042763                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst      6042763                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      6042763                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000190                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000190                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000190                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 50835.189401                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 50835.189401                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 50835.189401                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 50835.189401                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 50835.189401                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 50835.189401                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         1151                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1151                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         1151                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1151                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         1151                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1151                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     56133697                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     56133697                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     56133697                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     56133697                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     56133697                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     56133697                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 48769.502172                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 48769.502172                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 48769.502172                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 48769.502172                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 48769.502172                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 48769.502172                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               130                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            96249                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          255.701746                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3939208                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            96249                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            40.927262                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   255.701746                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.998835                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.998835                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          6183768                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         6183768                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      2087977                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2087977                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       856154                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        856154                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          187                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          187                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         1263                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1263                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1348                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1348                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      2944131                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2944131                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      2944318                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2944318                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data        95891                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        95891                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data          438                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           67                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           67                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data          209                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          119                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data        96329                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         96329                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data        96396                       # number of overall misses
system.cpu4.dcache.overall_misses::total        96396                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   5831143148                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   5831143148                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data     25294993                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     25294993                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data      6229498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      6229498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      2888500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      2888500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   5856438141                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   5856438141                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   5856438141                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   5856438141                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      2183868                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2183868                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data       856592                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       856592                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          254                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          254                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data         1472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         1467                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1467                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      3040460                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      3040460                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      3040714                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      3040714                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.043909                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.043909                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000511                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000511                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.263780                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.263780                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.141984                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.141984                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.081118                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.081118                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.031682                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.031682                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.031702                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.031702                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 60810.119281                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 60810.119281                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 57751.125571                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 57751.125571                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 29806.210526                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 29806.210526                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 24273.109244                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 24273.109244                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 60796.210290                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 60796.210290                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 60753.953909                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 60753.953909                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3291                       # number of writebacks
system.cpu4.dcache.writebacks::total             3291                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           33                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            7                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data        95884                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        95884                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data          438                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          438                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           48                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           48                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data          176                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          176                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          119                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data        96322                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        96322                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data        96370                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        96370                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   5637693870                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5637693870                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data     24415003                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     24415003                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3953501                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3953501                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data      4086500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      4086500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      2650500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      2650500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   5662108873                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5662108873                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   5666062374                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5666062374                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       339000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       339000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       457000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       457000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       796000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       796000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.043906                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.043906                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000511                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000511                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.188976                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.188976                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.119565                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.119565                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.081118                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.081118                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.031680                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.031680                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.031693                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.031693                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 58797.024217                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 58797.024217                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 55742.015982                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 55742.015982                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 82364.604167                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 82364.604167                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 23218.750000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23218.750000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 22273.109244                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 22273.109244                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 58783.132337                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 58783.132337                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 58794.877804                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 58794.877804                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              6655                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     2186213                       # DTB read hits
system.cpu5.dtb.read_misses                     98450                       # DTB read misses
system.cpu5.dtb.write_hits                     855423                       # DTB write hits
system.cpu5.dtb.write_misses                       23                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 2284663                       # DTB read accesses
system.cpu5.dtb.write_accesses                 855446                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          3041636                       # DTB hits
system.cpu5.dtb.misses                          98473                       # DTB misses
system.cpu5.dtb.accesses                      3140109                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                     6036838                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                 6036838                       # ITB inst accesses
system.cpu5.itb.hits                          6036838                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                      6036838                       # DTB accesses
system.cpu5.numCycles                        35587916                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    6018826                       # Number of instructions committed
system.cpu5.committedOps                      6049441                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              4973236                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      14684                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       504251                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     4973236                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads            8921166                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           3234398                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            24433419                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            3105750                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      3042267                       # number of memory refs
system.cpu5.num_load_insts                    2186358                       # Number of load instructions
system.cpu5.num_store_insts                    855909                       # Number of store instructions
system.cpu5.num_idle_cycles              334942.687297                       # Number of idle cycles
system.cpu5.num_busy_cycles              35252973.312703                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.990588                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.009412                       # Percentage of idle cycles
system.cpu5.Branches                           807160                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  3007765     49.71%     49.71% # Class of executed instruction
system.cpu5.op_class::IntMult                     135      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     49.72% # Class of executed instruction
system.cpu5.op_class::MemRead                 2186358     36.14%     85.85% # Class of executed instruction
system.cpu5.op_class::MemWrite                 855909     14.15%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   6050169                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements              776                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            6258027                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              776                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          8064.467784                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         12074452                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        12074452                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst      6036062                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        6036062                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst      6036062                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         6036062                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst      6036062                       # number of overall hits
system.cpu5.icache.overall_hits::total        6036062                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst          776                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          776                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst          776                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           776                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst          776                       # number of overall misses
system.cpu5.icache.overall_misses::total          776                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     30320759                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     30320759                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     30320759                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     30320759                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     30320759                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     30320759                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst      6036838                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      6036838                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst      6036838                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      6036838                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst      6036838                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      6036838                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000129                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000129                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 39073.143041                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 39073.143041                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 39073.143041                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 39073.143041                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 39073.143041                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 39073.143041                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst          776                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst          776                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total          776                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst          776                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total          776                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     28687241                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28687241                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     28687241                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28687241                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     28687241                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28687241                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000129                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000129                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000129                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000129                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 36968.094072                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 36968.094072                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 36968.094072                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 36968.094072                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 36968.094072                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 36968.094072                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               108                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            95680                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          255.418668                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2147730                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            95680                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.447011                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   255.418668                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.997729                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.997729                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          6179130                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         6179130                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      2089543                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2089543                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       853480                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        853480                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           48                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           48                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         1210                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1210                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         1279                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1279                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      2943023                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2943023                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      2943071                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2943071                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data        95206                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        95206                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          559                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          559                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           26                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          172                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          100                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data        95765                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         95765                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data        95791                       # number of overall misses
system.cpu5.dcache.overall_misses::total        95791                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   5761564583                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   5761564583                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     23356989                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     23356989                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      4756494                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      4756494                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      2574498                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      2574498                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   5784921572                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   5784921572                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   5784921572                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   5784921572                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      2184749                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2184749                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data       854039                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       854039                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data         1382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         1379                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1379                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      3038788                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      3038788                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      3038862                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      3038862                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.043578                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.043578                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000655                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000655                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.351351                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.351351                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.124457                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.124457                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.072516                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.072516                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.031514                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.031514                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.031522                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.031522                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 60516.822291                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 60516.822291                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 41783.522361                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 41783.522361                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 27654.034884                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 27654.034884                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 25744.980000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 25744.980000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 60407.472166                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 60407.472166                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 60391.076114                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 60391.076114                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         3207                       # number of writebacks
system.cpu5.dcache.writebacks::total             3207                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           25                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data        95206                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        95206                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          559                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          559                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           26                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data          147                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          100                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          100                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data        95765                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        95765                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data        95791                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        95791                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   5570088135                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5570088135                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     22233999                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     22233999                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      1080000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1080000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data      3384496                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      3384496                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      2373502                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      2373502                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   5592322134                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5592322134                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   5593402134                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5593402134                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       295995                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       295995                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       415000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       415000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       710995                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       710995                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.043578                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.043578                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000655                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000655                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.351351                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.351351                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.106368                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.106368                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.072516                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.072516                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.031514                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.031514                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.031522                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.031522                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 58505.641819                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 58505.641819                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 39774.595707                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 39774.595707                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 41538.461538                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 41538.461538                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 23023.782313                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23023.782313                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 23735.020000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 23735.020000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 58396.304850                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 58396.304850                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 58391.729223                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 58391.729223                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              6835                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     2164776                       # DTB read hits
system.cpu6.dtb.read_misses                     98498                       # DTB read misses
system.cpu6.dtb.write_hits                     851183                       # DTB write hits
system.cpu6.dtb.write_misses                       30                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 2263274                       # DTB read accesses
system.cpu6.dtb.write_accesses                 851213                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          3015959                       # DTB hits
system.cpu6.dtb.misses                          98528                       # DTB misses
system.cpu6.dtb.accesses                      3114487                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                     5995010                       # ITB inst hits
system.cpu6.itb.inst_misses                         9                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                 5995019                       # ITB inst accesses
system.cpu6.itb.hits                          5995010                       # DTB hits
system.cpu6.itb.misses                              9                       # DTB misses
system.cpu6.itb.accesses                      5995019                       # DTB accesses
system.cpu6.numCycles                        35682510                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    5977172                       # Number of instructions committed
system.cpu6.committedOps                      6012364                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              4946495                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      16048                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       502080                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     4946495                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads            8868304                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           3218016                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            24262371                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes            3082851                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      3017189                       # number of memory refs
system.cpu6.num_load_insts                    2165140                       # Number of load instructions
system.cpu6.num_store_insts                    852049                       # Number of store instructions
system.cpu6.num_idle_cycles              241880.196865                       # Number of idle cycles
system.cpu6.num_busy_cycles              35440629.803135                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.993221                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.006779                       # Percentage of idle cycles
system.cpu6.Branches                           801636                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                  2996369     49.83%     49.83% # Class of executed instruction
system.cpu6.op_class::IntMult                     172      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                14      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     49.83% # Class of executed instruction
system.cpu6.op_class::MemRead                 2165140     36.00%     85.83% # Class of executed instruction
system.cpu6.op_class::MemWrite                 852049     14.17%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   6013744                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             1219                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            6174367                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1219                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          5065.108285                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         11991239                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        11991239                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst      5993791                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        5993791                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst      5993791                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         5993791                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst      5993791                       # number of overall hits
system.cpu6.icache.overall_hits::total        5993791                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         1219                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1219                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         1219                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1219                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         1219                       # number of overall misses
system.cpu6.icache.overall_misses::total         1219                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst     51530255                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     51530255                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst     51530255                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     51530255                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst     51530255                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     51530255                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst      5995010                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      5995010                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst      5995010                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      5995010                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst      5995010                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      5995010                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000203                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000203                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000203                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000203                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000203                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000203                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 42272.563577                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 42272.563577                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 42272.563577                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 42272.563577                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 42272.563577                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 42272.563577                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         1219                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1219                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         1219                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1219                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         1219                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1219                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     49013745                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     49013745                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     49013745                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     49013745                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     49013745                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     49013745                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 40208.158326                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 40208.158326                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 40208.158326                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 40208.158326                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 40208.158326                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 40208.158326                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               125                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements            96055                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          255.565044                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            2974581                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            96055                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            30.967477                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   255.565044                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.998301                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.998301                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          6128184                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         6128184                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      2067413                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2067413                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data       849305                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        849305                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          129                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          129                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data         1233                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1233                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         1310                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1310                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data      2916718                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2916718                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data      2916847                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2916847                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data        95740                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        95740                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data          436                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           42                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data          209                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data          125                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          125                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data        96176                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         96176                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data        96218                       # number of overall misses
system.cpu6.dcache.overall_misses::total        96218                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data   5846768630                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   5846768630                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data     26041988                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     26041988                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data      5839995                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      5839995                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data      3092500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      3092500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data   5872810618                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   5872810618                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data   5872810618                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   5872810618                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      2163153                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      2163153                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data       849741                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       849741                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          171                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          171                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data         1442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data         1435                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1435                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data      3012894                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      3012894                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data      3013065                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      3013065                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.044259                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.044259                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.000513                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000513                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.245614                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.245614                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.144938                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.144938                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.087108                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.087108                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.031921                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.031921                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.031934                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.031934                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 61069.235743                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 61069.235743                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 59729.330275                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 59729.330275                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 27942.559809                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 27942.559809                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data        24740                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        24740                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 61063.161475                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 61063.161475                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 61036.506870                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 61036.506870                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3122                       # number of writebacks
system.cpu6.dcache.writebacks::total             3122                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           39                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data        95740                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        95740                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data          436                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          436                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           42                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data          170                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data          125                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          125                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data        96176                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        96176                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data        96218                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        96218                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data   5654317960                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5654317960                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data     25165996                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     25165996                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      2141000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      2141000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data      3502501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      3502501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data      2842500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      2842500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data   5679483956                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5679483956                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data   5681624956                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5681624956                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       344499                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       344499                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       465501                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       465501                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       810000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       810000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.044259                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.044259                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.000513                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000513                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.245614                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.245614                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.117892                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.117892                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.087108                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.087108                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.031921                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.031921                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.031934                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.031934                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 59059.097138                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 59059.097138                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 57720.174312                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 57720.174312                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 50976.190476                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 50976.190476                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 20602.947059                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20602.947059                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data        22740                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total        22740                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 59053.027325                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 59053.027325                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 59049.501715                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 59049.501715                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry              6732                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     2150011                       # DTB read hits
system.cpu7.dtb.read_misses                     98317                       # DTB read misses
system.cpu7.dtb.write_hits                     846363                       # DTB write hits
system.cpu7.dtb.write_misses                       32                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 2248328                       # DTB read accesses
system.cpu7.dtb.write_accesses                 846395                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          2996374                       # DTB hits
system.cpu7.dtb.misses                          98349                       # DTB misses
system.cpu7.dtb.accesses                      3094723                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                     5966759                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                 25                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                 5966762                       # ITB inst accesses
system.cpu7.itb.hits                          5966759                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                      5966762                       # DTB accesses
system.cpu7.numCycles                        35926110                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    5949110                       # Number of instructions committed
system.cpu7.committedOps                      5990803                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              4928151                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu7.num_func_calls                      17754                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       502665                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     4928151                       # number of integer instructions
system.cpu7.num_fp_insts                          145                       # number of float instructions
system.cpu7.num_int_register_reads            8827458                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           3203865                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            24156859                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            3070463                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      2998655                       # number of memory refs
system.cpu7.num_load_insts                    2150595                       # Number of load instructions
system.cpu7.num_store_insts                    848060                       # Number of store instructions
system.cpu7.num_idle_cycles              338518.689566                       # Number of idle cycles
system.cpu7.num_busy_cycles              35587591.310434                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.990577                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.009423                       # Percentage of idle cycles
system.cpu7.Branches                           802483                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                  2994436     49.96%     49.96% # Class of executed instruction
system.cpu7.op_class::IntMult                     208      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                23      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     49.97% # Class of executed instruction
system.cpu7.op_class::MemRead                 2150595     35.88%     85.85% # Class of executed instruction
system.cpu7.op_class::MemWrite                 848060     14.15%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   5993324                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             1706                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            6079128                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1706                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3563.381008                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         11935224                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        11935224                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst      5965053                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        5965053                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst      5965053                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         5965053                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst      5965053                       # number of overall hits
system.cpu7.icache.overall_hits::total        5965053                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         1706                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1706                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         1706                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1706                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         1706                       # number of overall misses
system.cpu7.icache.overall_misses::total         1706                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    100304759                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    100304759                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    100304759                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    100304759                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    100304759                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    100304759                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst      5966759                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      5966759                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst      5966759                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      5966759                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst      5966759                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      5966759                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000286                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000286                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 58795.286635                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 58795.286635                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 58795.286635                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 58795.286635                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 58795.286635                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 58795.286635                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         1706                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1706                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         1706                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1706                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         1706                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1706                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     96814241                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     96814241                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     96814241                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     96814241                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     96814241                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     96814241                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000286                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000286                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000286                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000286                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 56749.262016                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 56749.262016                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 56749.262016                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 56749.262016                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 56749.262016                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 56749.262016                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               181                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            96098                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          255.134466                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            6086145                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            96098                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            63.332692                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   255.134466                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.996619                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.996619                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          6089066                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         6089066                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      2052588                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2052588                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data       844487                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        844487                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          172                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          172                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data         1194                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1194                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         1271                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1271                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data      2897075                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2897075                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data      2897247                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2897247                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data        95800                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        95800                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          481                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          481                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           45                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           45                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data          199                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data          114                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data        96281                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         96281                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data        96326                       # number of overall misses
system.cpu7.dcache.overall_misses::total        96326                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data   5770583669                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   5770583669                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data     27443991                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     27443991                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data      8990996                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      8990996                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data      2688998                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      2688998                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data       100000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       100000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data   5798027660                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   5798027660                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data   5798027660                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   5798027660                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      2148388                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2148388                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data       844968                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       844968                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          217                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          217                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data         1393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data         1385                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1385                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data      2993356                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2993356                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data      2993573                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2993573                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.044592                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.044592                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.000569                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000569                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.207373                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.207373                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.082310                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.082310                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.032165                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.032165                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.032178                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.032178                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 60235.737672                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 60235.737672                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 57056.114345                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 57056.114345                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 45180.884422                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 45180.884422                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 23587.701754                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 23587.701754                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 60219.852930                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 60219.852930                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 60191.720408                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 60191.720408                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         3185                       # number of writebacks
system.cpu7.dcache.writebacks::total             3185                       # number of writebacks
system.cpu7.dcache.WriteReq_mshr_hits::system.cpu7.data            1                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           43                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           43                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::system.cpu7.data            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::system.cpu7.data            1                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data        95800                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        95800                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          480                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          480                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           45                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data          156                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          156                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data          113                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data        96280                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        96280                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data        96325                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        96325                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data   5578009017                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5578009017                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data     26411993                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     26411993                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      4142501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      4142501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data      4803003                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      4803003                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data      2465002                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      2465002                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data        96000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        96000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data   5604421010                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5604421010                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data   5608563511                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5608563511                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       451505                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       451505                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       586500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       586500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      1038005                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      1038005                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.044592                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.044592                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.000568                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000568                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.207373                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.207373                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.111989                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.111989                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.081588                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.081588                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.032165                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.032165                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.032177                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.032177                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 58225.563852                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 58225.563852                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 55024.985417                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 55024.985417                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 92055.577778                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 92055.577778                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 30788.480769                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30788.480769                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 21814.176991                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 21814.176991                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 58209.607499                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 58209.607499                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 58225.419268                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 58225.419268                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry              6880                       # Number of times sendTimingReq failed
sim_ticks.host 17963020000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1252388995.200000
system.mem_ctrls.total_actEnergy                       1438571836.800000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -844865592.000000
system.mem_ctrls.total_preEnergy                       970465128.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -7072505356.799999
system.mem_ctrls.total_readEnergy                       8245848499.200000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -697293204.480000
system.mem_ctrls.total_writeEnergy                       724522890.240000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1106153284362.240723
system.mem_ctrls.total_refreshEnergy                       1125958815252.478516
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -331638620584.320007
system.mem_ctrls.total_actBackEnergy                       338751752837.760010
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -3561599480352.000000
system.mem_ctrls.total_preBackEnergy                       3624338587872.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.017963
system.cpu.totalNumCycles                       285311893.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       2765334.655696
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       39492620.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       337.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       6408763.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       17321978.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6796917.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       47755961.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       70803984.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       25684908.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       273.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       123450.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       39492620.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       337.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       47897231.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       12.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       47897219.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       8240.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       17308115.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6780331.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       24900328.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       789276.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       764450.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       3534.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       3289603
system.mem_ctrls.total_reads                       294294.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       8212.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       307845.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       2053627.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       54657.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       293161.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
