{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688370253997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688370253997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 13:14:13 2023 " "Processing started: Mon Jul 03 13:14:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688370253997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370253997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370253997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688370254757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688370254757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688370268253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268253 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "apple.v(29) " "Verilog HDL information at apple.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688370268269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple.v 1 1 " "Found 1 design units, including 1 entities, in source file apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Apple " "Found entity 1: Apple" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688370268269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_apple.v 1 1 " "Found 1 design units, including 1 entities, in source file random_apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_apple " "Found entity 1: random_apple" {  } { { "random_apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/random_apple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688370268269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688370268285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.v(7) " "Verilog HDL information at Controller.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Controller.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688370268285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688370268285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clks_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clks_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clks_Generator " "Found entity 1: Clks_Generator" {  } { { "Clks_Generator.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Clks_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688370268285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake_body.v(17) " "Verilog HDL information at snake_body.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688370268300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/snake_body.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/snake_body.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_body " "Found entity 1: snake_body" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688370268300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268300 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "collision.v(51) " "Verilog HDL warning at collision.v(51): extended using \"x\" or \"z\"" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688370268300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision.v(57) " "Verilog HDL information at collision.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688370268300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision.v(71) " "Verilog HDL information at collision.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688370268300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/collision.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688370268300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/seven_segment_decoder.v " "Can't analyze file -- file output_files/seven_segment_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1688370268300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/view_score.v " "Can't analyze file -- file output_files/view_score.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "xCount packed collision.v(8) " "Verilog HDL Port Declaration warning at collision.v(8): data type declaration for \"xCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xCount collision.v(2) " "HDL info at collision.v(2): see declaration for object \"xCount\"" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "yCount packed collision.v(9) " "Verilog HDL Port Declaration warning at collision.v(9): data type declaration for \"yCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "yCount collision.v(2) " "HDL info at collision.v(2): see declaration for object \"yCount\"" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "xCount packed snake_body.v(13) " "Verilog HDL Port Declaration warning at snake_body.v(13): data type declaration for \"xCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xCount snake_body.v(2) " "HDL info at snake_body.v(2): see declaration for object \"xCount\"" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "yCount packed snake_body.v(14) " "Verilog HDL Port Declaration warning at snake_body.v(14): data type declaration for \"yCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "yCount snake_body.v(2) " "HDL info at snake_body.v(2): see declaration for object \"yCount\"" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "size packed snake_body.v(3) " "Verilog HDL Port Declaration warning at snake_body.v(3): data type declaration for \"size\" declares packed dimensions but the port declaration declaration does not" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 3 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "size snake_body.v(2) " "HDL info at snake_body.v(2): see declaration for object \"size\"" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "xCount packed apple.v(11) " "Verilog HDL Port Declaration warning at apple.v(11): data type declaration for \"xCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "xCount apple.v(3) " "HDL info at apple.v(3): see declaration for object \"xCount\"" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "yCount packed apple.v(12) " "Verilog HDL Port Declaration warning at apple.v(12): data type declaration for \"yCount\" declares packed dimensions but the port declaration declaration does not" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 12 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "yCount apple.v(3) " "HDL info at apple.v(3): see declaration for object \"yCount\"" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688370268363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:col " "Elaborating entity \"collision\" for hierarchy \"collision:col\"" {  } { { "snake.v" "col" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/snake.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 collision.v(25) " "Verilog HDL assignment warning at collision.v(25): truncated value with size 32 to match size of target (5)" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268378 "|snake|collision:col"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 collision.v(60) " "Verilog HDL assignment warning at collision.v(60): truncated value with size 32 to match size of target (5)" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268378 "|snake|collision:col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_body collision:col\|snake_body:snake " "Elaborating entity \"snake_body\" for hierarchy \"collision:col\|snake_body:snake\"" {  } { { "output_files/collision.v" "snake" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake_body.v(32) " "Verilog HDL assignment warning at snake_body.v(32): truncated value with size 32 to match size of target (9)" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 "|snake|collision:col|snake_body:snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_body.v(33) " "Verilog HDL assignment warning at snake_body.v(33): truncated value with size 32 to match size of target (10)" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 "|snake|collision:col|snake_body:snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake_body.v(34) " "Verilog HDL assignment warning at snake_body.v(34): truncated value with size 32 to match size of target (9)" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 "|snake|collision:col|snake_body:snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake_body.v(35) " "Verilog HDL assignment warning at snake_body.v(35): truncated value with size 32 to match size of target (10)" {  } { { "output_files/snake_body.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 "|snake|collision:col|snake_body:snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller collision:col\|snake_body:snake\|Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"collision:col\|snake_body:snake\|Controller:cont\"" {  } { { "output_files/snake_body.v" "cont" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake_body.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direction Controller.v(28) " "Verilog HDL Always Construct warning at Controller.v(28): variable \"direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Controller.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Controller.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[0\] Controller.v(16) " "Inferred latch for \"direction\[0\]\" at Controller.v(16)" {  } { { "Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Controller.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[1\] Controller.v(16) " "Inferred latch for \"direction\[1\]\" at Controller.v(16)" {  } { { "Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Controller.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction\[2\] Controller.v(16) " "Inferred latch for \"direction\[2\]\" at Controller.v(16)" {  } { { "Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Controller.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 "|snake|collision:col|snake_body:snake|Controller:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apple collision:col\|Apple:app " "Elaborating entity \"Apple\" for hierarchy \"collision:col\|Apple:app\"" {  } { { "output_files/collision.v" "app" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268394 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "good_collision apple.v(16) " "Verilog HDL Always Construct warning at apple.v(16): variable \"good_collision\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_X apple.v(18) " "Verilog HDL Always Construct warning at apple.v(18): variable \"rand_X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_Y apple.v(19) " "Verilog HDL Always Construct warning at apple.v(19): variable \"rand_Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start apple.v(21) " "Verilog HDL Always Construct warning at apple.v(21): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_X apple.v(23) " "Verilog HDL Always Construct warning at apple.v(23): variable \"rand_X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rand_Y apple.v(24) " "Verilog HDL Always Construct warning at apple.v(24): variable \"rand_Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "appleX apple.v(14) " "Verilog HDL Always Construct warning at apple.v(14): inferring latch(es) for variable \"appleX\", which holds its previous value in one or more paths through the always construct" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "appleY apple.v(14) " "Verilog HDL Always Construct warning at apple.v(14): inferring latch(es) for variable \"appleY\", which holds its previous value in one or more paths through the always construct" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[0\] apple.v(21) " "Inferred latch for \"appleY\[0\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[1\] apple.v(21) " "Inferred latch for \"appleY\[1\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[2\] apple.v(21) " "Inferred latch for \"appleY\[2\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[3\] apple.v(21) " "Inferred latch for \"appleY\[3\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[4\] apple.v(21) " "Inferred latch for \"appleY\[4\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[5\] apple.v(21) " "Inferred latch for \"appleY\[5\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[6\] apple.v(21) " "Inferred latch for \"appleY\[6\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[7\] apple.v(21) " "Inferred latch for \"appleY\[7\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleY\[8\] apple.v(21) " "Inferred latch for \"appleY\[8\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[0\] apple.v(21) " "Inferred latch for \"appleX\[0\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[1\] apple.v(21) " "Inferred latch for \"appleX\[1\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[2\] apple.v(21) " "Inferred latch for \"appleX\[2\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[3\] apple.v(21) " "Inferred latch for \"appleX\[3\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[4\] apple.v(21) " "Inferred latch for \"appleX\[4\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[5\] apple.v(21) " "Inferred latch for \"appleX\[5\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[6\] apple.v(21) " "Inferred latch for \"appleX\[6\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[7\] apple.v(21) " "Inferred latch for \"appleX\[7\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[8\] apple.v(21) " "Inferred latch for \"appleX\[8\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "appleX\[9\] apple.v(21) " "Inferred latch for \"appleX\[9\]\" at apple.v(21)" {  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_apple collision:col\|Apple:app\|random_apple:appl " "Elaborating entity \"random_apple\" for hierarchy \"collision:col\|Apple:app\|random_apple:appl\"" {  } { { "apple.v" "appl" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random_apple.v(9) " "Verilog HDL assignment warning at random_apple.v(9): truncated value with size 32 to match size of target (10)" {  } { { "random_apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/random_apple.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app|random_apple:salem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 random_apple.v(18) " "Verilog HDL assignment warning at random_apple.v(18): truncated value with size 32 to match size of target (9)" {  } { { "random_apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/random_apple.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|collision:col|Apple:app|random_apple:salem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA\"" {  } { { "snake.v" "VGA" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/snake.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(26) " "Verilog HDL assignment warning at VGA_Controller.v(26): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/VGA_Controller.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|VGA_Controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(37) " "Verilog HDL assignment warning at VGA_Controller.v(37): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/VGA_Controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|VGA_Controller:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clks_Generator Clks_Generator:CLKs " "Elaborating entity \"Clks_Generator\" for hierarchy \"Clks_Generator:CLKs\"" {  } { { "snake.v" "CLKs" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/snake.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Clks_Generator.v(9) " "Verilog HDL assignment warning at Clks_Generator.v(9): truncated value with size 32 to match size of target (22)" {  } { { "Clks_Generator.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Clks_Generator.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688370268410 "|snake|Clks_Generator:CLKs"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[5\] GND " "Pin \"seg2\[5\]\" is stuck at GND" {  } { { "snake.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/snake.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688370271831 "|snake|seg2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688370271831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688370271987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688370273221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake.map.smsg " "Generated suppressed messages file C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370273315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688370273533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688370273533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2725 " "Implemented 2725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688370273721 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688370273721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2688 " "Implemented 2688 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688370273721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688370273721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688370273752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 13:14:33 2023 " "Processing ended: Mon Jul 03 13:14:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688370273752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688370273752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688370273752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688370273752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1688370275111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688370275111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 13:14:34 2023 " "Processing started: Mon Jul 03 13:14:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688370275111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688370275111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688370275111 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688370275314 ""}
{ "Info" "0" "" "Project  = snake" {  } {  } 0 0 "Project  = snake" 0 0 "Fitter" 0 0 1688370275314 ""}
{ "Info" "0" "" "Revision = snake" {  } {  } 0 0 "Revision = snake" 0 0 "Fitter" 0 0 1688370275314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1688370275455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688370275455 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"snake\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688370275486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688370275549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688370275549 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688370275812 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688370275812 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688370276265 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688370276265 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688370276265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688370276265 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688370276265 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688370276265 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688370276265 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688370276265 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688370276265 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688370276265 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 37 " "No exact pin location assignment(s) for 2 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1688370276781 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1688370277531 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688370277531 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688370277531 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1688370277562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1688370277562 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1688370277562 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node master_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688370277734 ""}  } { { "snake.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/snake.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688370277734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clks_Generator:CLKs\|update  " "Automatically promoted node Clks_Generator:CLKs\|update " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688370277734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clks_Generator:CLKs\|update~0 " "Destination node Clks_Generator:CLKs\|update~0" {  } { { "Clks_Generator.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Clks_Generator.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688370277734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688370277734 ""}  } { { "Clks_Generator.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Clks_Generator.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688370277734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clks_Generator:CLKs\|VGA_clk  " "Automatically promoted node Clks_Generator:CLKs\|VGA_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688370277734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collision:col\|good_collision " "Destination node collision:col\|good_collision" {  } { { "output_files/collision.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/collision.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688370277734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_clk~output " "Destination node DAC_clk~output" {  } { { "snake.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/snake.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688370277734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688370277734 ""}  } { { "Clks_Generator.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/Clks_Generator.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688370277734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collision:col\|Apple:app\|appleY\[1\]~0  " "Automatically promoted node collision:col\|Apple:app\|appleY\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688370277734 ""}  } { { "apple.v" "" { Text "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/apple.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 0 { 0 ""} 0 5329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688370277734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688370278374 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688370278374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688370278374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688370278374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688370278374 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688370278390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688370278390 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688370278390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688370278515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1688370278515 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688370278515 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1688370278530 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1688370278530 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1688370278530 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688370278530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688370278530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688370278530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 8 40 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688370278530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688370278530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688370278530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 58 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688370278530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 14 38 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688370278530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1688370278530 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1688370278530 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1688370278530 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688370278780 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1688370278796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688370281115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688370281959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688370281990 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688370291144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688370291144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688370292066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.6% " "2e+03 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1688370294893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1688370295612 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688370295612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1688370303141 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688370303141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688370303141 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.79 " "Total time spent on timing analysis during the Fitter is 2.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1688370303376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688370303407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688370306266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688370306266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688370309249 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688370311046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake.fit.smsg " "Generated suppressed messages file C:/Users/jjate/OneDrive/Desktop/SnakeGameFinal/output_files/snake.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688370311718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5392 " "Peak virtual memory: 5392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688370312514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 13:15:12 2023 " "Processing ended: Mon Jul 03 13:15:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688370312514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688370312514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688370312514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688370312514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688370313733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688370313733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 13:15:13 2023 " "Processing started: Mon Jul 03 13:15:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688370313733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688370313733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688370313733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1688370314154 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1688370316217 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688370316373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688370317422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 13:15:17 2023 " "Processing ended: Mon Jul 03 13:15:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688370317422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688370317422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688370317422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688370317422 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688370318062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688370318781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688370318797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 13:15:18 2023 " "Processing started: Mon Jul 03 13:15:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688370318797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1688370318797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta snake -c snake " "Command: quartus_sta snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688370318797 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1688370319000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1688370319500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1688370319500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370319546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370319546 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1688370319906 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1688370319984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370319984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clks_Generator:CLKs\|VGA_clk Clks_Generator:CLKs\|VGA_clk " "create_clock -period 1.000 -name Clks_Generator:CLKs\|VGA_clk Clks_Generator:CLKs\|VGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688370319999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name master_clk master_clk " "create_clock -period 1.000 -name master_clk master_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688370319999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clks_Generator:CLKs\|update Clks_Generator:CLKs\|update " "create_clock -period 1.000 -name Clks_Generator:CLKs\|update Clks_Generator:CLKs\|update" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688370319999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start start " "create_clock -period 1.000 -name start start" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1688370319999 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688370319999 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1688370320015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688370320015 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1688370320015 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688370320031 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1688370320062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688370320078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.372 " "Worst-case setup slack is -12.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.372            -168.663 Clks_Generator:CLKs\|VGA_clk  " "  -12.372            -168.663 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.049           -1913.029 Clks_Generator:CLKs\|update  " "   -4.049           -1913.029 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.941             -45.415 master_clk  " "   -3.941             -45.415 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.235             -29.810 start  " "   -2.235             -29.810 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370320078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 master_clk  " "    0.344               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 Clks_Generator:CLKs\|update  " "    0.346               0.000 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 Clks_Generator:CLKs\|VGA_clk  " "    0.348               0.000 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 start  " "    0.607               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370320109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688370320124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688370320124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.075 master_clk  " "   -3.000             -38.075 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start  " "   -3.000              -3.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -750.605 Clks_Generator:CLKs\|update  " "   -1.403            -750.605 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -85.583 Clks_Generator:CLKs\|VGA_clk  " "   -1.403             -85.583 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370320124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370320124 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688370320171 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688370320203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688370323436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688370323608 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688370323624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.202 " "Worst-case setup slack is -11.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.202            -150.577 Clks_Generator:CLKs\|VGA_clk  " "  -11.202            -150.577 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.612             -39.590 master_clk  " "   -3.612             -39.590 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.585           -1713.644 Clks_Generator:CLKs\|update  " "   -3.585           -1713.644 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.051             -26.702 start  " "   -2.051             -26.702 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370323639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 master_clk  " "    0.310               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 Clks_Generator:CLKs\|update  " "    0.311               0.000 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 Clks_Generator:CLKs\|VGA_clk  " "    0.313               0.000 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 start  " "    0.618               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370323655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688370323655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688370323670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.075 master_clk  " "   -3.000             -38.075 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start  " "   -3.000              -3.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -750.605 Clks_Generator:CLKs\|update  " "   -1.403            -750.605 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -85.583 Clks_Generator:CLKs\|VGA_clk  " "   -1.403             -85.583 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370323670 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688370323717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688370323952 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1688370323967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.691 " "Worst-case setup slack is -4.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.691             -41.395 Clks_Generator:CLKs\|VGA_clk  " "   -4.691             -41.395 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279            -578.547 Clks_Generator:CLKs\|update  " "   -1.279            -578.547 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.148              -6.586 master_clk  " "   -1.148              -6.586 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -8.038 start  " "   -0.766              -8.038 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370323967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 master_clk  " "    0.148               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Clks_Generator:CLKs\|VGA_clk  " "    0.152               0.000 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Clks_Generator:CLKs\|update  " "    0.152               0.000 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 start  " "    0.290               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370323983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370323983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688370323999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1688370323999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370324014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370324014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.888 master_clk  " "   -3.000             -28.888 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370324014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start  " "   -3.000              -3.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370324014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -535.000 Clks_Generator:CLKs\|update  " "   -1.000            -535.000 Clks_Generator:CLKs\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370324014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -61.000 Clks_Generator:CLKs\|VGA_clk  " "   -1.000             -61.000 Clks_Generator:CLKs\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688370324014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688370324014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688370325030 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688370325045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688370325123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 13:15:25 2023 " "Processing ended: Mon Jul 03 13:15:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688370325123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688370325123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688370325123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688370325123 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688370325795 ""}
