$date
	Thu Oct 29 11:43:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module al $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var wire 1 " en $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
x!
$end
#5
1#
#10
0#
#11
1"
#15
1#
#20
0#
#25
1#
#30
0#
#32
0!
0"
1$
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#63
1"
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#163
