{
  "totalCount" : 5548,
  "totalCountFiltered" : 5548,
  "duration" : 1230,
  "indexDuration" : 994,
  "requestDuration" : 1161,
  "searchUid" : "5949500e-9a97-471b-88d2-ac7f13c1b58a",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-q6lutrqby4f5ypq3fatfmmclkq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTItcTZsdXRycWJ5NGY1eXBxM2ZhdGZtbWNsa3E=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Arm Compiler 5 documentation index",
    "uri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005064/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005064/1-0/en",
    "excerpt" : "Errors and Warnings Reference Guide Provides lists of the errors and warnings that each of the tools in Arm ... For documentation about other Arm compiler toolchains, refer to the following ...",
    "firstSentences" : "Article ID: KA005064 Applies To: Arm Compiler 5 Confidentiality: Customer Non-confidential Summary Each release series of the legacy toolchain Arm Compiler 5 has its own specific documentation.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Compiler 5 documentation index ",
      "document_number" : "ka005064",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5242318",
      "sysurihash" : "wNjJFGHMKmLDtMBB",
      "urihash" : "wNjJFGHMKmLDtMBB",
      "sysuri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
      "systransactionid" : 966142,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663173328000,
      "topparentid" : 5242318,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663173393000,
      "sysconcepts" : "Reference Guide ; releases ; toolchain ; documentation ; Kit Safety ; safety-related projects ; test suites ; linker ; language specifications ; scatter files ; image symbols ; instruction sets ; responsibilities of the end-user ; recommendations",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "concepts" : "Reference Guide ; releases ; toolchain ; documentation ; Kit Safety ; safety-related projects ; test suites ; linker ; language specifications ; scatter files ; image symbols ; instruction sets ; responsibilities of the end-user ; recommendations",
      "documenttype" : "html",
      "sysindexeddate" : 1663173441000,
      "permanentid" : "d62da4b970bfcf7e0847566e80bbf20edba0424c5ffe5382823731c01737",
      "syslanguage" : [ "English" ],
      "itemid" : "63220311defc2c309b7123db",
      "transactionid" : 966142,
      "title" : "Arm Compiler 5 documentation index ",
      "products" : [ "Arm Compiler 5", "DS5AC-KD-4S50C" ],
      "date" : 1663173441000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005064:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1663173441533073715,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5934,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005064/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663173401560,
      "syssize" : 5934,
      "sysdate" : 1663173441000,
      "haslayout" : "1",
      "topparent" : "5242318",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5242318,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 224,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663173441000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005064/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005064/1-0/?lang=en",
      "modified" : 1663173393000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663173441533073715,
      "uri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler 5 documentation index",
    "Uri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005064/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005064/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005064/1-0/en",
    "Excerpt" : "Errors and Warnings Reference Guide Provides lists of the errors and warnings that each of the tools in Arm ... For documentation about other Arm compiler toolchains, refer to the following ...",
    "FirstSentences" : "Article ID: KA005064 Applies To: Arm Compiler 5 Confidentiality: Customer Non-confidential Summary Each release series of the legacy toolchain Arm Compiler 5 has its own specific documentation."
  }, {
    "title" : "Information about bitcells used in the memory",
    "uri" : "https://developer.arm.com/documentation/ka005182/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005182/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005182/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005182/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Information about bitcells used in the memory ",
      "document_number" : "ka005182",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5382517",
      "sysurihash" : "72pGRDitkVtkKD6x",
      "urihash" : "72pGRDitkVtkKD6x",
      "sysuri" : "https://developer.arm.com/documentation/ka005182/1-0/en",
      "systransactionid" : 1047915,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1669262717000,
      "topparentid" : 5382517,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1669262838000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fa3e24a5e02d07b2675", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1918e527a03a85ed271", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1938e527a03a85ed272", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1958e527a03a85ed274", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba196cd74e712c449726f", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1988e527a03a85ed276", "5eec6e98e24a5e02d07b25ca|5fbba19dcd74e712c4497275", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba194cd74e712c449726d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1669262906000,
      "permanentid" : "9b2eaf327df9dc6b2eff86d87e7a97eea50bf49a7169c9ac2a0d3d932008",
      "syslanguage" : [ "English" ],
      "itemid" : "637eedf610394857ebaf3278",
      "transactionid" : 1047915,
      "title" : "Information about bitcells used in the memory ",
      "products" : [ "AN00CA000", "AN00CB000", "AN00CD000", "AN00CE000", "AN00CF000", "CH00CA000", "CH00CB000", "CH00CD000", "CH00CE000", "CH00CF000", "CH00CG000", "CP00CA000", "CP00CA001", "CP00CA002", "CP00CA003", "CP00CA004", "CP00CB000", "CP00CB001", "CP00CD000", "CP00CE000", "CP00CE001", "CP00CF000", "CP00MH000", "CP11CA003", "CP18CA000", "CP18CA001", "CP18CB000", "CP18CD000", "CP18CD001", "CP18CE000", "CP18CF000", "CP18MH000", "CP18MH001", "CP18MH002", "CP21CA000", "CP21CA001", "CP21CA002", "CP21CB000", "CP21CB001", "CP21CD000", "CP21CD001", "CP21CD002", "CP21CE000", "CP21CE001", "CP21CF000", "CP21MH000", "CP21MH001", "CP35CA000", "CP35CA001", "CP35CD000", "CP35CE000", "CP35CF000", "CP35MH000", "CP35MH001", "CS01CA500", "CS01CB500", "CS01CG500", "CS02CA500", "CS02CB500", "CS02CD500", "CS02CE500", "CS02CG500", "CS04CA500", "CS04CA501", "CS04CA502", "CS04CA503", "CS04CA504", "CS04CA505", "CS04CB500", "CS04CB501", "CS04CB502", "CS04CD500", "CS04CD501", "CS04CE500", "CS04CE501", "CS04CE502", "CS04CF500", "CS04CG500", "CS04MH500", "CS04MX000", "CS06CA500", "CS06CD500", "CS06CE500", "CS06CE501", "CS06CG500", "CS07CA500", "CS07CA501", "CS07CA502", "CS07CB500", "CS07CB501", "CS07CB502", "CS07CB503", "CS07CD500", "CS07CD501", "CS07CD502", "CS07CE500", "CS07CE501", "CS07CE502", "CS07CF500", "CS07CG500", "CS09CA500", "CS09CA501", "CS09CB500", "CS09CD500", "CS09CE500", "CS09CF000", "CS09CG500", "CS10CA500", "CS10CA501", "CS10CA502", "CS10CA503", "CS10CA504", "CS10CA505", "CS10CA506", "CS10CB500", "CS10CB501", "CS10CB502", "CS10CD500", "CS10CE500", "CS10CF500", "CS10MH500", "CS11CA500", "CS11CA501", "CS11CA502", "CS11CA503", "CS11CA504", "CS11CB500", "CS11CB501", "CS11CD500", "CS11CE500", "CS11CF500", "CS12CA500", "CS12CA501", "CS12CB500", "CS12CD500", "CS12CE500", "CS12CF500", "CS13CA502", "CS13CA503", "CS13CA504", "CS13CB501", "CS13CB502", "CS13CD501", "CS13CE501", "CS13CF500", "CS14CA500", "CS14CA501", "CS14CB500", "CS14CB501", "CS14CB502", "CS14CD500", "CS14CE501", "CS14CF500", "CS16CA500", "CS16CB500", "CS16CD500", "CS16CE500", "CS16CG500", "CS18CA500", "CS18CA501", "CS18CB500", "CS18CD500", "CS18CE500", "CS18CF500", "CS18MH500", "CS19CA000", "CS19CA001", "CS19CB000", "CS19CD000", "CS19CE000", "CS19CF000", "CS19CG000", "CS21CA000", "CS21CA001", "CS21CB000", "CS21CD000", "CS21CD001", "CS21CE000", "CS21CF000", "DE00CA500", "DE00CB500", "DE00CD500", "DE00CE500", "DE00CG500", "DE01CA500", "DE01CB500", "DE01CD000", "DE01CE000", "DE02CA500", "DE02CB500", "DE02CD500", "DE02CE000", "DE02CE500", "DE02CG500", "DE04CA000", "FS00CA500", "FS00CB500", "FS00CE500", "FS00CG500", "FS01CA500", "FS01CB500", "FS01CE500", "FS01CG500", "FS02CA500", "FS02CB500", "FS02CD500", "FS02CE500", "FS02CG500", "FS03CA500", "FS03CB500", "FS03CD500", "FS03CE500", "FS03CG500", "FS04CA500", "FS04CB500", "FS05CA500", "FS05CB500", "GF00CA000", "GF00CA001", "GF00CA002", "GF00CB000", "GF00CD000", "GF00CD001", "GF00CE000", "GF00CE001", "GF00CE002", "GF00CE003", "GF00CF000", "GF00MA000", "GF00MA002", "GF00MD000", "GF00MD001", "GF01CA000", "GF01CB000", "GF01CD000", "GF01CD001", "GF01CE000", "GF01CF000", "GF02CA000", "GF02CA001", "GF02CB000", "GF02CD000", "GF02CD001", "GF02CE000", "GF02CF000", "GF02MH000", "GF21CA000", "GF21CA001", "GF21CA002", "GF21CB000", "GF21CB001", "GF21CD000", "GF21CD001", "GF21CD002", "GF21CE000", "GF21CE001", "GF21CF000", "GF21MH000", "GF21MH001", "GF21MH002", "GF21MH003", "GF21MH004", "GF21MH005", "GF21MH006", "GF21MH007", "GF21MX000", "GF23CA000", "GF23CA001", "GF23CA002", "GF23CB000", "GF23CD000", "GF23CE000", "GF23CF000", "GF23CF001", "GF26CA000", "GF26CA001", "GF26CB000", "GF26CD000", "GF26CE000", "GF26CF000", "GF28CA000", "GF28CA001", "GF28CB000", "GF28CD000", "GF28CE000", "GF28CG000", "GF29CA000", "GF29CF000", "GF30CA001", "GF30CA002", "GF30CB000", "GF30CD000", "GF30CE000", "GF30CF000", "GF31CA000", "GF31CB000", "GF31CD000", "GF31CE000", "GF32CA000", "GF32CA001", "GF32CA002", "GF32CA003", "GF32CB000", "GF32CB001", "GF32CD000", "GF32CD001", "GF32CE000", "GF32CE001", "GF32CF000", "GF32CF001", "GF32MX000", "GF33CA000", "GF33CA001", "GF33CA002", "GF33CA003", "GF33CA004", "GF33CA005", "GF33CA006", "GF33CA007", "GF33CA008", "GF33CA009", "GF33CA010", "GF33CA011", "GF33CA012", "GF33CA013", "GF33CA014", "GF33CB000", "GF33CB001", "GF33CD000", "GF33CD001", "GF33CD002", "GF33CD003", "GF33CD004", "GF33CD005", "GF33CE000", "GF33CE001", "GF33CF000", "GF33CF001", "GF33CF002", "GF33CF003", "GF33CG000", "GF33CG001", "GF34CA000", "GF34CA001", "GF34CD000", "GF34CE000", "GF34CF000", "GF35CA000", "GF35CA001", "GF35CD000", "GF35CE000", "GF35CF000", "GF36CA000", "GF36CA001", "GF36CB000", "GF36CD000", "GF36CF000", "GF37CA000", "GF37CA001", "GF37CD000", "GF37CE000", "GF37CF000", "GF39CB000", "GF39CC000", "GF39CF000", "GS00CA500", "GS00CB500", "GS00CD500", "GS00CE500", "GS00CG500", "GS01CA000", "GS01CB000", "GS01CF000", "GS02CA000", "GS02CD000", "GS02CF000", "GS03CA000", "GS03CB000", "GS03CD000", "GS03CE000", "GS03CG000", "GS05CA000", "GS05CB000", "GS05CD000", "GS05CE000", "GS05CG000", "HC00CA500", "HC00CB500", "HC00CD500", "HC00CE500", "HC00CG500", "HJ00CA500", "HJ00CA501", "HJ00CB500", "HJ01CA500", "HJ01CA501", "HJ01CB000", "HS02CA000", "HS02CA001", "HS02CB000", "HS02CD000", "HS02CE000", "HS02CF000", "HS04CA000", "HS04CA001", "HS04CD000", "IB00CA000", "IB00CA500", "IB00CA501", "IB00CB500", "IB00CB501", "IB00CD500", "IB00CD501", "IB00CE500", "IB00CF500", "IB00CF501", "IB01CA500", "IB01CB500", "IB01CD500", "IB01CE500", "IB01CF500", "IB03CA501", "IB03CA502", "IB03CB500", "IB03CB501", "IB03CD500", "IB03CD501", "IB03CE500", "IB03CE501", "IB03CF500", "IB03CF501", "IB07CA500", "IB07CB500", "IB07CD500", "IB07CE500", "IB07CF500", "IB09CA500", "IB09CA501", "IB09CA502", "IB09CB500", "IB09CB501", "IB09CD500", "IB09CE500", "IB09CF500", "IB10CA500", "IB10CA501", "IB10CA502", "IB10CA503", "IB10CA504", "IB10CA505", "IB10CA506", "IB10CB500", "IB10CB501", "IB10CB502", "IB10CD500", "IB10CE500", "IB10CF500", "IB11CA500", "IB11CA501", "IB11CA502", "IB11CA503", "IB11CA504", "IB11CA505", "IB11CA506", "IB11CB500", "IB11CB501", "IB11CD500", "IB11CE500", "IB11CF500", "IB12CA500", "IB12CA501", "IB12CA502", "IB12CB500", "IB12CD500", "IB12CE500", "IB12CF500", "IB14CA500", "IB14CB500", "IB14CC500", "IB14CE500", "IB14CF500", "IB15CA500", "IB15CA501", "IB15CB500", "IB15CB501", "IB15CD500", "IB15CD501", "IB15CE500", "IB15CE501", "IB15CF500", "IB15CF501", "IB16CA500", "IB17CF000", "IB17MF000", "IB18CA500", "IB18CA501", "IB18CB500", "IB18CD500", "IB18CE500", "IB18CF500", "IB21CA000", "IB21CA001", "IB21CB000", "IB21CD000", "IB21CD001", "IB21CE000", "IB21CF000", "IB25CB000", "IB25CE000", "IB25CF000", "IB28CF000", "IN01CA000", "IN01CA001", "IN01CD000", "IN01CE000", "IN01MH000", "IN01MH001", "IN01MH002", "IN01MH003", "IN01MH004", "IN01MH005", "IN01MH006", "IN01MH007", "IN01MH008", "IN01MH009", "IN01MH010", "IN01MH011", "IN02CD000", "MP00CA000", "MP00CA001", "MP00CA002", "MP00CA500", "MP00CA501", "MP00CB000", "MP00CB001", "MP00CD000", "MP00CD001", "MP00CD500", "MP00CD501", "MP00CE000", "MP01CE000", "MS00CA500", "MS00CB500", "MS00CE500", "MS00CG500", "MS02CA000", "MS02CF000", "MS04CA000", "MS04CF000", "NC00CD500", "NC00CE500", "NC02CA500", "NC02CB500", "NC02CD500", "NC02CE500", "NC04CA000", "NC04CA001", "NC04CB000", "NC04CD000", "NC04CE000", "NC04CF000", "NS99ML000", "OK00CA001", "OK00CA500", "OS00CA500", "OS00CB500", "OS00CD500", "OS00CE500", "OS00CG500", "OS01CA500", "OS01CB500", "OS01CE500", "OS01CE501", "OS01CG500", "SE01CA500", "SE01CA501", "SE01CA502", "SE01CA503", "SE01CA504", "SE01CB500", "SE01CB501", "SE01CD500", "SE01CE500", "SE01CF500", "SE05CA001", "SE05CD001", "SE06CA500", "SE06CE500", "SE06CF500", "SE10CA500", "SE10CA501", "SE10CA502", "SE10CA503", "SE10CA504", "SE10CA505", "SE10CA506", "SE10CB501", "SE10CB502", "SE10CB503", "SE10CD500", "SE10CE500", "SE10CF000", "SE10CF500", "SE12CA000", "SE12CA001", "SE12CA500", "SE12CA501", "SE12CA502", "SE12CA503", "SE12CB000", "SE12CB001", "SE12CB500", "SE12CB501", "SE12CB502", "SE12CD000", "SE12CD001", "SE12CD500", "SE12CE000", "SE12CE500", "SE12CF000", "SE12CF500", "SE18CA000", "SE18CA001", "SE18CA500", "SE18CA501", "SE18CB000", "SE18CB500", "SE18CD000", "SE18CD001", "SE18CD500", "SE18CD501", "SE18CE000", "SE18CE500", "SE18CF000", "SE18CF500", "SE18MX000", "SE21CA000", "SE21CA001", "SE21CA002", "SE21CB000", "SE21CB001", "SE21CD000", "SE21CD001", "SE21CD002", "SE21CE000", "SE21CE001", "SE21CF000", "SE21MX000", "SE23CA000", "SE23CA001", "SE23CA002", "SE23CB000", "SE23CD000", "SE23CD001", "SE23CE000", "SE23CE001", "SE23CF000", "SE23MX000", "SE26CA000", "SE26CA001", "SE26CB000", "SE26CD000", "SE26CE000", "SE26CF000", "SE28CA000", "SE28CA001", "SE28CB000", "SE28CD000", "SE28CD001", "SE28CE000", "SE28CF000", "SE28MA000", "SE28MX000", "SE29CA000", "SE29CA001", "SE29CB000", "SE29CD000", "SE29CE000", "SE29CF000", "SE29MA000", "SE29ME000", "SE29MX000", "SE30CA000", "SE30MH000", "SE30MK000", "SE35CA000", "SE35CA001", "SE35CD000", "SE35CE000", "SE35CF000", "SE35MH000", "SE35MH001", "SE35MX000", "SE38CA000", "SE38CA001", "SE38CD000", "SE38CE000", "SE38CF000", "SE38MH000", "SE38MH001", "SE38MH002", "SE38MH003", "SE38MH004", "SE38MH005", "SE40CA000", "SE40CA001", "SE40CA002", "SE40CB000", "SE40CC000", "SE40CD000", "SE40CD001", "SE40CD002", "SE40CE000", "SE40CF000", "SE40MX000", "SI00CA500", "SI00CB500", "SI00CD500", "SI00CE500", "SI00CG500", "SI01CA500", "SI01CA501", "SI01CB500", "SI01CD500", "SI01CE500", "SI01CG500", "SI02CA500", "SI02CB500", "SI02CD500", "SI02CE500", "SI05CA000", "SI05CD000", "SI05CF000", "SI06CA000", "SI06CA002", "SI06CB000", "SI06CD000", "SI06CF000", "SM00CA500", "SM00CB500", "SM00CD500", "SM00CE500", "SM00CG500", "SM01CA500", "SM01CB500", "SM01CD500", "SM01CE500", "SM01CG500", "SM02CA500", "SM02CB500", "SM02CD500", "SM02CE500", "SM02CG500", "SM04CA500", "SM04CB500", "SM04CD500", "SM04CE500", "SM04CF500", "SM04CG500", "SM05CA500", "SM05CB500", "SM05CD000", "SM05CD500", "SM05CE500", "SM05CF500", "SM05MA000", "SM05MA001", "SM05MA002", "SM05ME000", "SM06CA501", "SM06CB501", "SM06CD501", "SM06CE501", "SM06CG501", "SM08CA000", "SM08CB000", "SM08CD000", "SM08CE000", "SM08CF000", "SM08MX000", "SM09CA000", "SM09CB000", "SM09CD000", "SM09CE000", "SM09CF000", "SM09MA000", "SM09MH000", "SM09MH001", "SM09MX000", "SM11CA000", "SM11CB000", "SM11CD000", "SM11CE000", "SM11CG000", "SM12CA000", "SM12CB000", "SM12CD000", "SM12CE000", "SM12CF000", "SM13CA000", "SM13CB000", "SM13CD000", "SM13CE000", "SM13CF000", "SM13MH000", "SM13MH001", "SM13MH002", "SM13MH003", "SM13MH004", "SM13MH005", "SM14CA000", "SM14CA001", "SM14CB000", "SM14CD000", "SM14CD001", "SM14CD002", "SM14CE000", "SM14CE001", "SM14CF000", "SM14MA000", "SM14MA001", "SM14MB000", "SM14MD000", "SM14MD001", "SM14MD002", "SM14ME000", "SM14ME001", "SM14MF000", "SM14MH000", "SM14MH001", "SM14MH002", "SM14MH003", "SM14MH004", "SM14MH005", "SM14MH006", "SM14MH007", "SM15CA000", "SM15CA001", "SM15CB000", "SM15CD000", "SM15CE000", "SM15CF000", "SM15MB000", "SM15ME000", "SM15MH000", "SM15MH001", "SM15MH002", "SM15MH003", "SM18CA000", "SM18CA001", "SM18CB000", "SM18CC000", "SM18CD000", "SM18CD001", "SM18CE000", "SM18CF000", "TS00CA500", "TS00CA501", "TS00CB500", "TS00CB501", "TS00CE500", "TS00CF000", "TS00CG000", "TS00MF000", "TS01CA500", "TS01CG500", "TS02CA000", "TS02CA500", "TS02CA501", "TS02CA502", "TS02CA503", "TS02CB500", "TS02CB501", "TS02CD500", "TS02CE500", "TS02CF000", "TS02CG500", "TS02MD000", "TS03CA500", "TS03CB500", "TS03CG500", "TS04CA500", "TS04CB500", "TS06CA500", "TS07CA500", "TS07CD500", "TS09CA500", "TS09CD500", "TS10CA500", "TS10CB500", "TS10CD500", "TS10CE500", "TS10CG500", "TS11CA500", "TS11CB500", "TS11CD500", "TS11CE500", "TS11CG500", "TS12CA500", "TS12CA501", "TS12CA502", "TS12CB500", "TS12CB501", "TS12CD000", "TS12CD500", "TS12CD501", "TS12CE000", "TS12CE500", "TS12CE501", "TS12CF000", "TS12CG500", "TS12CG501", "TS14CA500", "TS14CB500", "TS14CD500", "TS14CE500", "TS14CG500", "TS14MA000", "TS14MD000", "TS14ME000", "TS15CA000", "TS15CA500", "TS15CA501", "TS15CA502", "TS15CB500", "TS15CD500", "TS15CD501", "TS15CE000", "TS15CE500", "TS15CE501", "TS15CF000", "TS16CA500", "TS16CA501", "TS16CB500", "TS16CB501", "TS16CD500", "TS16CE500", "TS17CA500", "TS17CA501", "TS17CB500", "TS17CD500", "TS17CE500", "TS17CG500", "TS19CA500", "TS19CA501", "TS19CB500", "TS19CB501", "TS19CD500", "TS19CE000", "TS19CE500", "TS19CE501", "TS19CG500", "TS19MH000", "TS19MH500", "TS20CA000", "TS20CB000", "TS20CD000", "TS20CE000", "TS20CE001", "TS20CG000", "TS21CA000", "TS21CD000", "TS21CE000", "TS21CE001", "TS24CA500", "TS24CA501", "TS24CB500", "TS24CD500", "TS24CD501", "TS24CE500", "TS24CE501", "TS24CF500", "TS24CF501", "TS24MF000", "TS24MH500", "TS25CA000", "TS25CA001", "TS25CA002", "TS25CB000", "TS25CB001", "TS25CD000", "TS25CD001", "TS25CE000", "TS25CE001", "TS25CF000", "TS25CF001", "TS25MH000", "TS25MH500", "TS25MX000", "TS26CA500", "TS26CA501", "TS26CB500", "TS26CB501", "TS26CD500", "TS26CE500", "TS26CE501", "TS26CF000", "TS26MF000", "TS27CA000", "TS27CA500", "TS27CB500", "TS27CD000", "TS27CD500", "TS27CE500", "TS27CF500", "TS27MH001", "TS27MH002", "TS27MH500", "TS27MX000", "TS28CA000", "TS28CA001", "TS28CA002", "TS28CB000", "TS28CD000", "TS28CE000", "TS28CF000", "TS28MA000", "TS28MA001", "TS28MA002", "TS28MA003", "TS28MD000", "TS28MH000", "TS28MH001", "TS28MH002", "TS28MH003", "TS28MH004", "TS28MH005", "TS28MH006", "TS28MH007", "TS28MH008", "TS28MH009", "TS28MH010", "TS28MH011", "TS28MH012", "TS28MX000", "TS30CA000", "TS30CD000", "TS30CE000", "TS30MH000", "TS30MX000", "TS31CA000", "TS31CA500", "TS31CA501", "TS31CA502", "TS31CB000", "TS31CB500", "TS31CD500", "TS31CD501", "TS31CE000", "TS31CE500", "TS31CE501", "TS31CF000", "TS31CG000", "TS31CG500", "TS32CA500", "TS32CD500", "TS32MD000", "TS32MH000", "TS32MH500", "TS33CA000", "TS33CA001", "TS33CB000", "TS33CD000", "TS33CD001", "TS33CE000", "TS33CF000", "TS33MA000", "TS33MB000", "TS33ME000", "TS33MF000", "TS33MH000", "TS33MH001", "TS33MH002", "TS33MH003", "TS33MX000", "TS35CE000", "TS37CA000", "TS37CA001", "TS37CD000", "TS37CD001", "TS37CF000", "TS37CG000", "TS38CA000", "TS38CA001", "TS38CA002", "TS38CA003", "TS38CB000", "TS38CB001", "TS38CD000", "TS38CD001", "TS38CD002", "TS38CD003", "TS38CE000", "TS38CE001", "TS38CE002", "TS38CF000", "TS38CF001", "TS38CF002", "TS38CF003", "TS39CA000", "TS39CA001", "TS39CD000", "TS39CD001", "TS39CF000", "TS40MH000", "TS40MH001", "TS40MH002", "TS42CA000", "TS42CD000", "TS42CE000", "TS42CF000", "TS42MA000", "TS42MF000", "TS42MH003", "TS42MH004", "TS42MH005", "TS42MH006", "TS42MH007", "TS42MH008", "TS42MH009", "TS44CA000", "TS44CA001", "TS44CB000", "TS44CC000", "TS44CD000", "TS44CD001", "TS44CE000", "TS44CE001", "TS44CE002", "TS44CF000", "TS44MA000", "TS44MD000", "TS44MH000", "TS44MH001", "TS44MH002", "TS44MH003", "TS44MH004", "TS44MH005", "TS44MH006", "TS44MH007", "TS44MH008", "TS44MH009", "TS44MH010", "TS44MH011", "TS44MH012", "TS44MH013", "TS44MH014", "TS44MH015", "TS44MH016", "TS44MH017", "TS44MH018", "TS44MH019", "TS44MH020", "TS44MH021", "TS44MH022", "TS44MH023", "TS44MH024", "TS44MH025", "TS44MH026", "TS44MH027", "TS44MH028", "TS44MH029", "TS44MH030", "TS44MX000", "TS46CA000", "TS46CA001", "TS46CB000", "TS46CD000", "TS46CE000", "TS46CF000", "TS46CF001", "TS46MD000", "TS46MF000", "TS48MA000", "TS48MD000", "TS48ME000", "TS49CA000", "TS49CG000", "TS49MA000", "TS49MA001", "TS49MA002", "TS49MG000", "TS50CA000", "TS50CD000", "TS50CE000", "TS50MX000", "TS51MH000", "TS51MH001", "TS51MH002", "TS51MH003", "TS51MH004", "TS51MH005", "TS51MH006", "TS52CA000", "TS52CA001", "TS52CB000", "TS52CB001", "TS52CC000", "TS52CD000", "TS52CD001", "TS52CD002", "TS52CE000", "TS52CF000", "TS52MH000", "TS52MH001", "TS52MH002", "TS52MH003", "TS52MH004", "TS52MH005", "TS52MH006", "TS53CA000", "TS53CF000", "TS54CA000", "TS54CF000", "TS55CA000", "TS55CB000", "TS55CD000", "TS55CE000", "TS55CF000", "TS55MH000", "TS55MH001", "TS55MH002", "TS57CD000", "TS58CA000", "TS58CB000", "TS58CD000", "TS58CE000", "TS58CF000", "TS58MA000", "TS58MD000", "TS58MX000", "TS60CA000", "TS60CA001", "TS60CB000", "TS60CB001", "TS60CC000", "TS60CD000", "TS60CD001", "TS60CD002", "TS60CE000", "TS60CF000", "TS60MH000", "TS60MH001", "TS60MH002", "TS60MH003", "TS60MH004", "TS60MH005", "TS61CA000", "TS61CB000", "TS61CC000", "TS61CD000", "TS61CD001", "TS61CD002", "TS61CE000", "TS61CF000", "TS61MA000", "TS61MB000", "TS61MC000", "TS61MD000", "TS61MD001", "TS61MD002", "TS61ME000", "TS61MF000", "TS62CA000", "TS62CD000", "TS62CD001", "TS62CE000", "TS62MH000", "TS62MH001", "TS62MH002", "TS63MD000", "TS65CA000", "TS65CA001", "TS65CB000", "TS65CC000", "TS65CD000", "TS65CD001", "TS65CE000", "TS65CE001", "TS65CF000", "TS65MA000", "TS65MD000", "TS65MH000", "TS65MH001", "TS65MH002", "TS65MH003", "TS65MH004", "TS65MH005", "TS65MH006", "TS65MH007", "TS65MX000", "TS66CA000", "TS66CA001", "TS66CA002", "TS66CB000", "TS66CB001", "TS66CC000", "TS66CD000", "TS66CD001", "TS66CD002", "TS66CE000", "TS66CF000", "TS66MA000", "TS66MB000", "TS66MH000", "TS66MH001", "TS66MH002", "TS66MH003", "TS66MH004", "TS66MH005", "TS66MH006", "TS66MH007", "TS66MH008", "TS66MH011", "TS66MH012", "TS66MH013", "TS66MH014", "TS66MH015", "TS66MH016", "TS66MH017", "TS66MH018", "TS66MH019", "TS66MH021", "TS66MH022", "TS66MH023", "TS66MH024", "TS66MH025", "TS66MH026", "TS66MH027", "TS66MH028", "TS66MH029", "TS66MH030", "TS66MH031", "TS66MH032", "TS66MH033", "TS66MH035", "TS66MH036", "TS66MH037", "TS66MH038", "TS66MH039", "TS66MH040", "TS66MH041", "TS66MX000", "TS67CA000", "TS67CA001", "TS67CB000", "TS67CB001", "TS67CC000", "TS67CD000", "TS67CD001", "TS67CE000", "TS67CF000", "TS67MH000", "TS67MH001", "TS67MH002", "TS67MH003", "TS67MH004", "TS69CA000", "TS69CD000", "TS69CF000", "TS69MA000", "TS69MX000", "TS71CA000", "TS71CA001", "TS71CA002", "TS71CA003", "TS71CA004", "TS71CB000", "TS71CC000", "TS71CD000", "TS71CD001", "TS71CD002", "TS71CD003", "TS71CD004", "TS71CD005", "TS71CD006", "TS71CE000", "TS71CE001", "TS71CE002", "TS71CE003", "TS71CF000", "TS71CF001", "TS71CF002", "TS71MA000", "TS71MH000", "TS71MH001", "TS71MH002", "TS71MH003", "TS71MH004", "TS71MH005", "TS71MH006", "TS71MH007", "TS71MH008", "TS71MH009", "TS71MH010", "TS71MH011", "TS71MH012", "TS71MH013", "TS71MH014", "TS71MH015", "TS71MH016", "TS71MH017", "TS71MX000", "TS71MX001", "TS72MD000", "TS74CA000", "TS74CA001", "TS74CA002", "TS74CA003", "TS74CA004", "TS74CA005", "TS74CA007", "TS74CB000", "TS74CB002", "TS74CC000", "TS74CC001", "TS74CC002", "TS74CD001", "TS74CD002", "TS74CD003", "TS74CD004", "TS74CD005", "TS74CE000", "TS74CE002", "TS74CF000", "TS74CF001", "TS74CF002", "TS74MA000", "TS74MF000", "TS74MH000", "TS74MH001", "TS74MH002", "TS74MH003", "TS74MH004", "TS74MH005", "TS74MH006", "TS74MH007", "TS74MH008", "TS74MH009", "TS74MH010", "TS74MH011", "TS74MH012", "TS74MH013", "TS74MH014", "TS74MH015", "TS74MH016", "TS74MH017", "TS74MH018", "TS74MH019", "TS74MH020", "TS74MH021", "TS74MH022", "TS74MH023", "TS74MH024", "TS74MH025", "TS74MX000", "TS75CA000", "TS75CA001", "TS75CB000", "TS75CC000", "TS75CD000", "TS75CE000", "TS75CF000", "TS75MA000", "TS75MA001", "TS75MD000", "TS75MD001", "TS75MH000", "TS75MH001", "TS75MH002", "TS75MH003", "TS75MH004", "TS75MH005", "TS75MH006", "TS75MH007", "TS75MH008", "TS75MH009", "TS75MH010", "TS75MH011", "TS75MH012", "TS75MH013", "TS75MH014", "TS75MX000", "TS76CA000", "TS79CA000", "TS79CG000", "TS82CA000", "TS82CA001", "TS82CB000", "TS82CD000", "TS82CE000", "TS82CF000", "TS83CA000", "TS83CA001", "TS83CA002", "TS83CA003", "TS83CB000", "TS83CC000", "TS83CD000", "TS83CD001", "TS83CF000", "TS83MX000", "TW00CA500", "TW00CB500", "TW00CD500", "TW00CE500", "TW00CF500", "TW02CA000", "TW02CA500", "TW02CB500", "TW02CD500", "TW02CE500", "TW02CF500", "TW02MG500", "UM00CA500", "UM00CB500", "UM01CA500", "UM01CB500", "UM02CA500", "UM03CA500", "UM03CB500", "UM03CD500", "UM03CE500", "UM03CF500", "UM05CA500", "UM05CB500", "UM07CA500", "UM07CB500", "UM07CD500", "UM07CE500", "UM07CF500", "UM07MA000", "UM07MA001", "UM07MA002", "UM07MA003", "UM07MA004", "UM09CA500", "UM09CB500", "UM09CD500", "UM09CE500", "UM09CE501", "UM09CF500", "UM10CA500", "UM10CD500", "UM10CE500", "UM10CE501", "UM10CF500", "UM12CA000", "UM12CA001", "UM12CA002", "UM12CA003", "UM12CB000", "UM12CD000", "UM12CD001", "UM12CE000", "UM12CE001", "UM12CE002", "UM12CF000", "UM12MH000", "UM12MH001", "UM12MH002", "UM12MH003", "UM12MH004", "UM12MH005", "UM13CA000", "UM13CA001", "UM13CB000", "UM13CD000", "UM13CE000", "UM13CF000", "UM13MH000", "UM13MH001", "UM13MH002", "UM17CA000", "UM17CB000", "UM17CD000", "UM17CE000", "UM17CF000", "UM17MH000", "UM17MH001", "UM18CA000", "UM18CB000", "UM18CD000", "UM18CE000", "UM18CF000", "UM19CA000", "UM19CB000", "UM19CD000", "UM19CE000", "UM19MH000", "UM19MH001", "UM20CA000", "UM20CD000", "UM20CE000", "UM20CF000", "UM21CA000", "UM21CD000", "UM21CE000", "UM21CF000", "UM21MA000", "UM21MX000", "UM22CA000", "UM22CA001", "UM22CB000", "UM22CC000", "UM22CD000", "UM22CD001", "UM22CE000", "UM22CF000", "UM22MH000", "UM22MH001", "UM22MH002", "UM22MH003", "UM22MX000", "UM24CA000", "UM24CD000", "UM24CF000", "UM25CA000", "UM25CD000", "UM25CF000", "UM25MX000", "UM28CA000", "UM28CA001", "UM28CB000", "UM28CD000", "UM28CE000", "UM28CF000", "UM29CA000", "UM29CA001", "UM29CB000", "UM29CC000", "UM29CD000", "UM29CD001", "UM29CE000", "UM29CF000", "UM29MH000", "UM29MH001", "UM31CA000", "UM31CA001", "UM31CA002", "UM31CA003", "UM31CB000", "UM31CC000", "UM31CC001", "UM31CD000", "UM31CD001", "UM31CE000", "UM31CF000", "UM31MX000", "VS00CA500", "VS02CA000", "VS02CA001", "VS02CG000", "XL00CA000", "XL00CE000", "XL00MF000", "XL00MH000", "XL01CA000", "XL01CE000", "XL01CF001", "XL01MF000", "XL01MH000", "XM00CA000", "XM00CB000", "XM00CD000", "XM00CE000", "XM00CF000" ],
      "date" : 1669262906000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005182:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669262906972686664,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005182/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669262845694,
      "syssize" : 63,
      "sysdate" : 1669262906000,
      "haslayout" : "1",
      "topparent" : "5382517",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5382517,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Physical IP|Embedded Memory", "Physical IP|Memory Compilers|Single Port SRAM Compilers", "Physical IP|Memory Compilers|Dual Port SRAM Compilers", "Physical IP|Memory Compilers|Single Port RF Compilers", "Physical IP|Memory Compilers|Two Port RF Compilers", "Physical IP|Memory Compilers|ROM Compilers", "Physical IP|Memory FCIs", "Physical IP|Memory Compilers|Two Port SRAM Compilers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Embedded Memory" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669262906000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005182/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005182/1-0/?lang=en",
      "modified" : 1669262838000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669262906972686664,
      "uri" : "https://developer.arm.com/documentation/ka005182/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Information about bitcells used in the memory",
    "Uri" : "https://developer.arm.com/documentation/ka005182/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005182/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005182/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005182/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ARM: Warning L6989W",
    "uri" : "https://developer.arm.com/documentation/ka002865/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002865/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002865/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002865/1-0/en",
    "excerpt" : "Can I ignore it? ... RESOLUTION Since the FMC is only used for external memory, you can ignore this ... COMMUNITY THREADS Please also see these Arm Community posts Is L6989W still an issue ...",
    "firstSentences" : "Article ID: KA002865 Applies To: Arm Compiler 5, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.16a and later Keil \\ ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM: Warning L6989W ",
      "document_number" : "ka002865",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522735",
      "sysurihash" : "75OsVCðJfFIbXW6T",
      "urihash" : "75OsVCðJfFIbXW6T",
      "sysuri" : "https://developer.arm.com/documentation/ka002865/1-0/en",
      "systransactionid" : 1045865,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1668606856000,
      "topparentid" : 4522735,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1668606967000,
      "sysconcepts" : "burst accesses ; math functions ; compiler option ; external memory ; warning ; instructions ; exceptions ; patch ; STM32L4 family",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "burst accesses ; math functions ; compiler option ; external memory ; warning ; instructions ; exceptions ; patch ; STM32L4 family",
      "documenttype" : "html",
      "sysindexeddate" : 1669123850000,
      "permanentid" : "18bd60fd980c8933b78ebc017ae429bdd06956f53951028afc9d310c8103",
      "syslanguage" : [ "English" ],
      "itemid" : "6374ebf75a1e4f54ae8e6efc",
      "transactionid" : 1045865,
      "title" : "ARM: Warning L6989W ",
      "products" : [ "Arm Compiler 5", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123850000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002865:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123850319387244,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2801,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002865/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123840344,
      "syssize" : 2801,
      "sysdate" : 1669123850000,
      "haslayout" : "1",
      "topparent" : "4522735",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522735,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 214,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123850000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002865/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002865/1-0/?lang=en",
      "modified" : 1668606967000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123850319387244,
      "uri" : "https://developer.arm.com/documentation/ka002865/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARM: Warning L6989W",
    "Uri" : "https://developer.arm.com/documentation/ka002865/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002865/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002865/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002865/1-0/en",
    "Excerpt" : "Can I ignore it? ... RESOLUTION Since the FMC is only used for external memory, you can ignore this ... COMMUNITY THREADS Please also see these Arm Community posts Is L6989W still an issue ...",
    "FirstSentences" : "Article ID: KA002865 Applies To: Arm Compiler 5, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.16a and later Keil \\ ..."
  }, {
    "title" : "Flashing hex file with different MDK releases",
    "uri" : "https://developer.arm.com/documentation/ka005209/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005209/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005209/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005209/1-0/en",
    "excerpt" : "Article ID: KA005209 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: ... Can I now flash it on a PC with an MDK Essential installation?",
    "firstSentences" : "Article ID: KA005209 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Question I have generated a hex file with MDK Professional.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Flashing hex file with different MDK releases ",
      "document_number" : "ka005209",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5347020",
      "sysurihash" : "ZWX4HoF6rl5Ic1HK",
      "urihash" : "ZWX4HoF6rl5Ic1HK",
      "sysuri" : "https://developer.arm.com/documentation/ka005209/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1668010411000,
      "topparentid" : 5347020,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1668010476000,
      "sysconcepts" : "hex file ; Lite ; release ; Keil ; installation",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "hex file ; Lite ; release ; Keil ; installation",
      "documenttype" : "html",
      "sysindexeddate" : 1669123832000,
      "permanentid" : "e7f5b1337a03351af21150de61523cb35fe997b7e58256e2252b45d0b1ce",
      "syslanguage" : [ "English" ],
      "itemid" : "636bd1ecc7882d1f2d34186b",
      "transactionid" : 1045864,
      "title" : "Flashing hex file with different MDK releases ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123832000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005209:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123832260387167,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 502,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005209/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123830824,
      "syssize" : 502,
      "sysdate" : 1669123832000,
      "haslayout" : "1",
      "topparent" : "5347020",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5347020,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 56,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123832000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005209/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005209/1-0/?lang=en",
      "modified" : 1668010476000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123832260387167,
      "uri" : "https://developer.arm.com/documentation/ka005209/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Flashing hex file with different MDK releases",
    "Uri" : "https://developer.arm.com/documentation/ka005209/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005209/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005209/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005209/1-0/en",
    "Excerpt" : "Article ID: KA005209 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: ... Can I now flash it on a PC with an MDK Essential installation?",
    "FirstSentences" : "Article ID: KA005209 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Question I have generated a hex file with MDK Professional."
  }, {
    "title" : "How to know the start and end address of the system stack memory region",
    "uri" : "https://developer.arm.com/documentation/ka005206/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005206/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005206/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005206/1-0/en",
    "excerpt" : "e.g. ... Alternatively, in the \\\"Memory Map of the image\\\" section of the map file, look for the section ... Related References Configuring the stack and heap for use with microlib Placing the ...",
    "firstSentences" : "Article ID: KA005206 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Embedded Compilers, Keil MDK, Legacy Embedded Compilers Confidentiality: Customer Non-confidential ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to know the start and end address of the system stack memory region ",
      "document_number" : "ka005206",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5341134",
      "sysurihash" : "MrXX03FiKIKXtDEF",
      "urihash" : "MrXX03FiKIKXtDEF",
      "sysuri" : "https://developer.arm.com/documentation/ka005206/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1668010297000,
      "topparentid" : 5341134,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1668010386000,
      "sysconcepts" : "map file ; stack memory ; base address ; Arm Compiler ; uVision debugger ; Exec Addr ; source code ; Mem ; stackheap ; registers ; screenshot ; Using Keil ; Related References ; Extension implemented",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec70b9e24a5e02d07b26b2" ],
      "concepts" : "map file ; stack memory ; base address ; Arm Compiler ; uVision debugger ; Exec Addr ; source code ; Mem ; stackheap ; registers ; screenshot ; Using Keil ; Related References ; Extension implemented",
      "documenttype" : "html",
      "sysindexeddate" : 1669123828000,
      "permanentid" : "1f6cddc75af0cfce1e1a496cba042500fae675ea67e8f3b0ba26770b483e",
      "syslanguage" : [ "English" ],
      "itemid" : "636bd192c7882d1f2d341860",
      "transactionid" : 1045864,
      "title" : "How to know the start and end address of the system stack memory region ",
      "products" : [ "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM", "RVDS", "RVP31", "RVP40", "RVP41", "RVS20", "RVS21", "RVS22", "RVS30", "RVS31", "RVS40", "RVS41", "RealView Development Suite" ],
      "date" : 1669123828000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005206:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123828690591517,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5835,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005206/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123827713,
      "syssize" : 5835,
      "sysdate" : 1669123828000,
      "haslayout" : "1",
      "topparent" : "5341134",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5341134,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 244,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Legacy Tools|RealView Development Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers", "IP Products|Legacy products|RealView SoC Designer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|RealView Development Suite", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123828000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005206/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005206/1-0/?lang=en",
      "modified" : 1668010386000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123828690591517,
      "uri" : "https://developer.arm.com/documentation/ka005206/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to know the start and end address of the system stack memory region",
    "Uri" : "https://developer.arm.com/documentation/ka005206/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005206/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005206/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005206/1-0/en",
    "Excerpt" : "e.g. ... Alternatively, in the \\\"Memory Map of the image\\\" section of the map file, look for the section ... Related References Configuring the stack and heap for use with microlib Placing the ...",
    "FirstSentences" : "Article ID: KA005206 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Embedded Compilers, Keil MDK, Legacy Embedded Compilers Confidentiality: Customer Non-confidential ..."
  }, {
    "title" : "Why aren't my FlexNet Publisher (FNP) licenses being returned to my floating license server?",
    "uri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005259/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005259/1-0/en",
    "excerpt" : "Article ID: KA005259 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development Studio, ... This can lead to jobs becoming delayed or even failing. ... KBA",
    "firstSentences" : "Article ID: KA005259 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development Studio, Embedded Compilers, Keil Tools Licensing, Legacy Debug Tools, Legacy ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Why aren't my FlexNet Publisher (FNP) licenses being returned to my floating license server? ",
      "document_number" : "ka005259",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5376369",
      "sysurihash" : "BF7tlsxqZRfwzguB",
      "urihash" : "BF7tlsxqZRfwzguB",
      "sysuri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1667469190000,
      "topparentid" : 5376369,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667469271000,
      "sysconcepts" : "server ; jobs ; packets ; clients ; lost ; FlexNet Publisher ; log file ; undesirable effects ; management software ; network monitoring ; Client-server connections ; Typical problems ; handshaking protocol ; licensed job ; becoming delayed ; wide-area-networks",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72f6e24a5e02d07b2744", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec731be24a5e02d07b2749", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec7371e24a5e02d07b274f", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec7089e24a5e02d07b26a6", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26a6", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26a8", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec709fe24a5e02d07b26ac", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec709fe24a5e02d07b26ae", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274b", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec70b9e24a5e02d07b26b2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d4" ],
      "concepts" : "server ; jobs ; packets ; clients ; lost ; FlexNet Publisher ; log file ; undesirable effects ; management software ; network monitoring ; Client-server connections ; Typical problems ; handshaking protocol ; licensed job ; becoming delayed ; wide-area-networks",
      "documenttype" : "html",
      "sysindexeddate" : 1669123826000,
      "permanentid" : "ed9422cd3f788506c1fad4c022ea0b5874119033ddc532545342e81a34da",
      "syslanguage" : [ "English" ],
      "itemid" : "63638fd7c5a70d2cdb15fe4b",
      "transactionid" : 1045864,
      "title" : "Why aren't my FlexNet Publisher (FNP) licenses being returned to my floating license server? ",
      "products" : [ "A166", "A251", "A51", "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "ADS-PRE-1.2", "ADS11", "ADS12", "AG100", "APS-1612", "APS-1612LF", "AR512", "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "Arm Developer Suite", "Arm Development Studio", "Arm Firmware Suite", "BUNTA-KT-30000", "CA166", "CA251", "CA51", "CD-ADS1.2-00", "CD-ADS1.2-PC-01", "CD-ADS1.2-UNIX-01", "CD-AFS1.4.1-01", "CD-M-ICE2.2-01", "CD-MT1.0-01", "CG011", "CG110", "CS040", "CS090", "CS140", "DK251", "DS000", "DS002-SM-30000", "DS100", "DS110", "DS110-LC-30000", "DS120", "DS120-CD-30000", "DS120-CD-40000", "DS120-EV-90000", "DS120-KT-00000", "DS120-KT-00001", "DS120-KT-20000", "DS120-KT-30000", "DS120-KT-30100", "DS120-KT-40000", "DS120-KT-70000", "DS120-KT-70001", "DS120-KT-80000", "DS120-KT-80001", "DS120-UD-30000", "DS120-UG-20000", "DS120-UT-30001", "DS120-UT-40001", "DS121-CD-0000A", "DS121-KT-00000", "DS500", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "DUI 0048F", "DUI 0150A", "HBI-0026A", "HBI-0026B", "HBI-0026C", "HBI-0026D", "HBI-0039A", "HBI-0068A", "HBI-0075A", "HBI-0076A", "HBI-0078A", "HBI-0084A", "HBI-0085A", "HBI-0109A", "HCI-0011A", "HCI-0011ALF", "HCI-0012A", "HCI-0012ALF", "HCI-0022A", "HCI-0028A", "HCI-0028A-1", "HCI-0029A", "HPI-0026A", "HPI-0026B", "HPI-0026C", "HPI-0026D", "HPI-0039A", "HPI-0068A", "HPI-0075A", "HPI-0076A", "HPI-0078A", "HPI-0084A", "HPI-0085A", "HPI-0101A", "HPI-0109A", "HPI-0109B", "INFS1-CD-00141", "KM000", "Keil MDK", "Legacy Product - Cannot locate SAP codes", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "MI220-CU-0175A", "MI220-KT-0175A", "MI220-KT-0175ABP", "MI220-KT-0175ALF", "MI220-KT-98001", "MI226-UD-0175A", "MI230-KT-0177A", "MI230-UD-0177A", "MMC-ADSSA-GEN", "MSI-0001A", "MSI-0001B", "MSI-0002A", "MSI-0005A", "MSI-0005A-1", "MSI-0006A", "MSI-0006B", "MSI-0007A", "MT100-BD-00000", "MT100-KT-0062A", "MT100-KT-0062ABP", "Multi-ICE and MultiTrace", "N00332", "NC003-AH-012", "ND004-AD-007", "OSO25", "OSO26", "OSO27", "OSO28", "OSO30", "PK166", "PK51", "PRN-3.0-ADSSA-IN", "PRN-ADS1.2-EULA", "PRN-ADS1.21-GEN", "PRN-ADS1.21-INST", "RC220-UA-20000", "RC220-UA-30000", "RC220-UA-40000", "RC220-UA-60000", "RL-ARM", "RM101-TR-20000", "RM101-TR-30000", "RM220-BU-40175A", "RS220-UA-20000", "RS220-UA-30000", "RS220-UA-40000", "RS220-UA-60000", "RS300-UA-20000", "RS300-UA-30000", "RS300-UA-40000", "RS300-UA-60000", "RVDS", "RVI14", "RVI16", "RVI17", "RVI30", "RVI31", "RVI32", "RVI33", "RVP31", "RVP40", "RVP41", "RVS20", "RVS21", "RVS22", "RVS30", "RVS31", "RVS40", "RVS41", "RealView Development Suite", "RealView ICE and RealView Trace", "SD405", "SW070", "VC002", "VC9050000", "VC9050001", "VC9060000", "VC9060001", "WS107", "WS107-PRU", "WS107-TRM", "XX152", "XX172", "XX193", "XX205", "XX207", "XX232", "XX308", "XX333", "XX598", "XX601", "XX605", "ZB192", "ZB193", "ZB356", "ZB357", "ZB538", "ZB539" ],
      "date" : 1669123826000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005259:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123826036044834,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2019,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005259/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123820041,
      "syssize" : 2019,
      "sysdate" : 1669123826000,
      "haslayout" : "1",
      "topparent" : "5376369",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5376369,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools|Arm Developer Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Tools and Software|Legacy Tools|Multi-ICE and MultiTrace", "Tools and Software|Legacy Tools|RealView ICE and RealView Trace", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|Arm Firmware Suite", "IP Products|Legacy products|Arm Firmware Suite", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "IP Products|Legacy products|Audio", "IP Products|Legacy products|Cross Trigger", "IP Products|Legacy products|Data Engines", "IP Products|Legacy products|Modems", "Tools and Software|Legacy Tools|RealView Developer Kits", "Tools and Software|Legacy Tools|RealView Development Suite", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software|Embedded|Arm Development Studio|Arm Debugger" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Arm Firmware Suite", "IP Products|Legacy products|Audio", "IP Products|Legacy products|Cross Trigger", "IP Products|Legacy products|Data Engines", "IP Products|Legacy products|Modems", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Debugger", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Arm Firmware Suite", "Tools and Software|Legacy Tools|Arm Developer Suite", "Tools and Software|Legacy Tools|Multi-ICE and MultiTrace", "Tools and Software|Legacy Tools|RealView Developer Kits", "Tools and Software|Legacy Tools|RealView Development Suite", "Tools and Software|Legacy Tools|RealView ICE and RealView Trace", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123826000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005259/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005259/1-0/?lang=en",
      "modified" : 1667469271000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123826036044834,
      "uri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why aren't my FlexNet Publisher (FNP) licenses being returned to my floating license server?",
    "Uri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005259/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005259/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005259/1-0/en",
    "Excerpt" : "Article ID: KA005259 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development Studio, ... This can lead to jobs becoming delayed or even failing. ... KBA",
    "FirstSentences" : "Article ID: KA005259 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development Studio, Embedded Compilers, Keil Tools Licensing, Legacy Debug Tools, Legacy ..."
  }, {
    "title" : "MCB2130: LPC2130 Timer 1 Doesn't Run",
    "uri" : "https://developer.arm.com/documentation/ka004556/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004556/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004556/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004556/1-0/en",
    "excerpt" : "Article ID: KA004556 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in ... CAUSE The LPC213x devices allow the user to turn off on-chip peripherals to conserve ...",
    "firstSentences" : "Article ID: KA004556 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil ARM All Versions SYMPTOM On the LPC2130 device, Timer 1 does not ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MCB2130: LPC2130 Timer 1 Doesn't Run ",
      "document_number" : "ka004556",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949051",
      "sysurihash" : "6qasp4EYNnOt24Gg",
      "urihash" : "6qasp4EYNnOt24Gg",
      "sysuri" : "https://developer.arm.com/documentation/ka004556/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1667399741000,
      "topparentid" : 4949051,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667399828000,
      "sysconcepts" : "Timer ; chip reset ; on-chip peripherals ; LPC213x devices ; mistake ; power",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "Timer ; chip reset ; on-chip peripherals ; LPC213x devices ; mistake ; power",
      "documenttype" : "html",
      "sysindexeddate" : 1669123818000,
      "permanentid" : "340d2b655d5794206c139efbea907ef13ffe46fb08c9b5c889c21168fefc",
      "syslanguage" : [ "English" ],
      "itemid" : "63628094c5a70d2cdb15fe37",
      "transactionid" : 1045864,
      "title" : "MCB2130: LPC2130 Timer 1 Doesn't Run ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123818000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004556:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123818442334028,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 551,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004556/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123817065,
      "syssize" : 551,
      "sysdate" : 1669123818000,
      "haslayout" : "1",
      "topparent" : "4949051",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949051,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 64,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123818000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004556/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004556/1-0/?lang=en",
      "modified" : 1667399828000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123818442334028,
      "uri" : "https://developer.arm.com/documentation/ka004556/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MCB2130: LPC2130 Timer 1 Doesn't Run",
    "Uri" : "https://developer.arm.com/documentation/ka004556/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004556/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004556/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004556/1-0/en",
    "Excerpt" : "Article ID: KA004556 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in ... CAUSE The LPC213x devices allow the user to turn off on-chip peripherals to conserve ...",
    "FirstSentences" : "Article ID: KA004556 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil ARM All Versions SYMPTOM On the LPC2130 device, Timer 1 does not ..."
  }, {
    "title" : "UVISION: Activating C++11 Dynamic Syntax Checking with armclang",
    "uri" : "https://developer.arm.com/documentation/ka003425/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003425/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003425/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003425/1-0/en",
    "excerpt" : "The next version of the editor will also grey out code excluded by the preprocessor. ... SEE ALSO ARM: C++11 support with MDK-ARM and ARMCC Compiler UVISION: Activating C++11 Dynamic Syntax ...",
    "firstSentences" : "Article ID: KA003425 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK v5.24a and older versions ARM ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "UVISION: Activating C++11 Dynamic Syntax Checking with armclang ",
      "document_number" : "ka003425",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523655",
      "sysurihash" : "VRAOeEUreznLIhTc",
      "urihash" : "VRAOeEUreznLIhTc",
      "sysuri" : "https://developer.arm.com/documentation/ka003425/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1667399732000,
      "topparentid" : 4523655,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1667399823000,
      "sysconcepts" : "dynamic syntax ; header file ; warnings ; editor window ; compiler ; closing ; AC6 ; error message ; group folder ; u00B5Vision IDE ; Browse Information ; processing power ; Alternatively ; preprocessor ; Wno-missing-variable-declarations ; Wno-global-constructors",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "dynamic syntax ; header file ; warnings ; editor window ; compiler ; closing ; AC6 ; error message ; group folder ; u00B5Vision IDE ; Browse Information ; processing power ; Alternatively ; preprocessor ; Wno-missing-variable-declarations ; Wno-global-constructors",
      "documenttype" : "html",
      "sysindexeddate" : 1669123814000,
      "permanentid" : "4521c7435413be345832152270ce87b4f2722fbd2e88997c26bb3b515b29",
      "syslanguage" : [ "English" ],
      "itemid" : "6362808fc5a70d2cdb15fe35",
      "transactionid" : 1045864,
      "title" : "UVISION: Activating C++11 Dynamic Syntax Checking with armclang ",
      "products" : [ "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123814000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003425:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123814837675653,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3724,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003425/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123813919,
      "syssize" : 3724,
      "sysdate" : 1669123814000,
      "haslayout" : "1",
      "topparent" : "4523655",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523655,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 240,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123814000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003425/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003425/1-0/?lang=en",
      "modified" : 1667399823000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123814837675653,
      "uri" : "https://developer.arm.com/documentation/ka003425/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION: Activating C++11 Dynamic Syntax Checking with armclang",
    "Uri" : "https://developer.arm.com/documentation/ka003425/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003425/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003425/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003425/1-0/en",
    "Excerpt" : "The next version of the editor will also grey out code excluded by the preprocessor. ... SEE ALSO ARM: C++11 support with MDK-ARM and ARMCC Compiler UVISION: Activating C++11 Dynamic Syntax ...",
    "FirstSentences" : "Article ID: KA003425 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK v5.24a and older versions ARM ..."
  }, {
    "title" : "Warning: L6418W: Tagging symbol __tagsym$$used.0 defined in .obj() is not recognized",
    "uri" : "https://developer.arm.com/documentation/ka005241/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005241/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005241/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005241/1-0/en",
    "excerpt" : "Article ID: KA005241 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in ... The project also contains object\\/library files built using Arm Compiler for Embedded 6.",
    "firstSentences" : "Article ID: KA005241 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK v5.x Summary We use the Arm Compiler 5 toolchain to link our ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Warning: L6418W: Tagging symbol __tagsym$$used.0 defined in .obj() is not recognized ",
      "document_number" : "ka005241",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5372097",
      "sysurihash" : "FvsYScVCE9LArVY0",
      "urihash" : "FvsYScVCE9LArVY0",
      "sysuri" : "https://developer.arm.com/documentation/ka005241/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666959234000,
      "topparentid" : 5372097,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666959308000,
      "sysconcepts" : "Arm Compiler ; library files ; warning ; L6418W ; linking ; usb ; lib ; tagsym ; Misc Controls ; source code ; nowadays ; workaround ; toolchain ; MDK-Middleware",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "Arm Compiler ; library files ; warning ; L6418W ; linking ; usb ; lib ; tagsym ; Misc Controls ; source code ; nowadays ; workaround ; toolchain ; MDK-Middleware",
      "documenttype" : "html",
      "sysindexeddate" : 1669123811000,
      "permanentid" : "21d5dfd0a20577df75c3b75855127323b8e7e61c1ea0ceabf66a7212924b",
      "syslanguage" : [ "English" ],
      "itemid" : "635bc7ccc5a70d2cdb15fdb2",
      "transactionid" : 1045864,
      "title" : "Warning: L6418W: Tagging symbol __tagsym$$used.0 defined in .obj() is not recognized ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123811000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005241:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123811951847746,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1777,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005241/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123810777,
      "syssize" : 1777,
      "sysdate" : 1669123811000,
      "haslayout" : "1",
      "topparent" : "5372097",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5372097,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 134,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123811000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005241/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005241/1-0/?lang=en",
      "modified" : 1666959308000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123811951847746,
      "uri" : "https://developer.arm.com/documentation/ka005241/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Warning: L6418W: Tagging symbol __tagsym$$used.0 defined in .obj() is not recognized",
    "Uri" : "https://developer.arm.com/documentation/ka005241/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005241/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005241/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005241/1-0/en",
    "Excerpt" : "Article ID: KA005241 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in ... The project also contains object\\/library files built using Arm Compiler for Embedded 6.",
    "FirstSentences" : "Article ID: KA005241 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK v5.x Summary We use the Arm Compiler 5 toolchain to link our ..."
  }, {
    "title" : "Limitations when Debugging C++ Applications in uVision",
    "uri" : "https://developer.arm.com/documentation/ka005236/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005236/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005236/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005236/1-0/en",
    "excerpt" : "Article ID: KA005236 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK v5.x Summary We use ... This generally seems to work well.",
    "firstSentences" : "Article ID: KA005236 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK v5.x Summary We use C++ in our application and want to debug ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Limitations when Debugging C++ Applications in uVision ",
      "document_number" : "ka005236",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5372013",
      "sysurihash" : "PyKpsvvP33aS47X6",
      "urihash" : "PyKpsvvP33aS47X6",
      "sysuri" : "https://developer.arm.com/documentation/ka005236/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666792370000,
      "topparentid" : 5372013,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666792419000,
      "sysconcepts" : "debugger ; Keil ; Customer Non-confidential Information ; v5 ; Confidentiality ; KA005236",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "debugger ; Keil ; Customer Non-confidential Information ; v5 ; Confidentiality ; KA005236",
      "documenttype" : "html",
      "sysindexeddate" : 1669123809000,
      "permanentid" : "7ea60aee60ec0a4ed85982a0b264b5ea7060d55251001cf2087df9ce3f91",
      "syslanguage" : [ "English" ],
      "itemid" : "63593be3c7882d1f2d341028",
      "transactionid" : 1045864,
      "title" : "Limitations when Debugging C++ Applications in uVision ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123809000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005236:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123809166318530,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 708,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005236/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123807787,
      "syssize" : 708,
      "sysdate" : 1669123809000,
      "haslayout" : "1",
      "topparent" : "5372013",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5372013,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 78,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123809000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005236/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005236/1-0/?lang=en",
      "modified" : 1666792419000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123809166318530,
      "uri" : "https://developer.arm.com/documentation/ka005236/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Limitations when Debugging C++ Applications in uVision",
    "Uri" : "https://developer.arm.com/documentation/ka005236/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005236/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005236/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005236/1-0/en",
    "Excerpt" : "Article ID: KA005236 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK v5.x Summary We use ... This generally seems to work well.",
    "FirstSentences" : "Article ID: KA005236 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK v5.x Summary We use C++ in our application and want to debug ..."
  }, {
    "title" : "LICENSE: FlexNet: Installation, Management, Troubleshooting",
    "uri" : "https://developer.arm.com/documentation/ka003326/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003326/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003326/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003326/1-0/en",
    "excerpt" : "Article ID: KA003326 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non- ... ANSWER Yes, here it is - this article summarizes several such FlexNet related links.",
    "firstSentences" : "Article ID: KA003326 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK 4.60 or newer QUESTION Do ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "LICENSE: FlexNet: Installation, Management, Troubleshooting ",
      "document_number" : "ka003326",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4869377",
      "sysurihash" : "XzByecgRrfNK2aPc",
      "urihash" : "XzByecgRrfNK2aPc",
      "sysuri" : "https://developer.arm.com/documentation/ka003326/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666351520000,
      "topparentid" : 4869377,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666351621000,
      "sysconcepts" : "FlexNet ; Keil Tools Licensing ; customer ; Disabling Flex ; armlmd ; Client Setup ; Virtual Machine ; Start Failed ; System Requirements ; Non-confidential Information ; Single-User ; u00B5Vision",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "FlexNet ; Keil Tools Licensing ; customer ; Disabling Flex ; armlmd ; Client Setup ; Virtual Machine ; Start Failed ; System Requirements ; Non-confidential Information ; Single-User ; u00B5Vision",
      "documenttype" : "html",
      "sysindexeddate" : 1669123806000,
      "permanentid" : "1ac6e1ed34a40a06d8fd56352e5eecf3cb1543811c2b149aade597d9a4d4",
      "syslanguage" : [ "English" ],
      "itemid" : "6352820549bc4367bb3d86cf",
      "transactionid" : 1045864,
      "title" : "LICENSE: FlexNet: Installation, Management, Troubleshooting ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1669123806000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003326:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123806492604980,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2954,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003326/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123804390,
      "syssize" : 2954,
      "sysdate" : 1669123806000,
      "haslayout" : "1",
      "topparent" : "4869377",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4869377,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 184,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "6",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123806000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003326/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003326/1-0/?lang=en",
      "modified" : 1666351621000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123806492604980,
      "uri" : "https://developer.arm.com/documentation/ka003326/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "LICENSE: FlexNet: Installation, Management, Troubleshooting",
    "Uri" : "https://developer.arm.com/documentation/ka003326/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003326/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003326/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003326/1-0/en",
    "Excerpt" : "Article ID: KA003326 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non- ... ANSWER Yes, here it is - this article summarizes several such FlexNet related links.",
    "FirstSentences" : "Article ID: KA003326 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK 4.60 or newer QUESTION Do ..."
  }, {
    "title" : "What should I do if I want to download a legacy release of Arm Compiler?",
    "uri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005184/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005184/1-0/en",
    "excerpt" : "Availability of enhanced security features such as sanitizers. ... project has a clear and unavoidable requirement to use a legacy Arm Compiler release ... Which target you are building for.",
    "firstSentences" : "Article ID: KA005184 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Legacy Embedded Compilers Confidentiality: Customer Non-confidential Summary I want to download a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What should I do if I want to download a legacy release of Arm Compiler? ",
      "document_number" : "ka005184",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5326493",
      "sysurihash" : "KcCMfNLIgdvOyQnO",
      "urihash" : "KcCMfNLIgdvOyQnO",
      "sysuri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
      "systransactionid" : 1009100,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666885764000,
      "topparentid" : 5326493,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666885864000,
      "sysconcepts" : "Arm Compiler ; releases ; legacy ; Download Hub ; functional safety ; Embedded FuSa ; maintenance ; performance improvements ; source code ; language syntax ; low-effort process ; community of developers ; optimizations ; Open-Source",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec70b9e24a5e02d07b26b2" ],
      "concepts" : "Arm Compiler ; releases ; legacy ; Download Hub ; functional safety ; Embedded FuSa ; maintenance ; performance improvements ; source code ; language syntax ; low-effort process ; community of developers ; optimizations ; Open-Source",
      "documenttype" : "html",
      "sysindexeddate" : 1666886037000,
      "permanentid" : "76fad41a792074fdc53c493776e5463a98ea2700b5d152a96cbdd9c192e5",
      "syslanguage" : [ "English" ],
      "itemid" : "635aa8e8c5a70d2cdb15fdaa",
      "transactionid" : 1009100,
      "title" : "What should I do if I want to download a legacy release of Arm Compiler? ",
      "products" : [ "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "RVDS", "RVP31", "RVP40", "RVP41", "RVS20", "RVS21", "RVS22", "RVS30", "RVS31", "RVS40", "RVS41", "RealView Development Suite" ],
      "date" : 1666886037000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005184:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1666886037510136938,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5988,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005184/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1666885883858,
      "syssize" : 5988,
      "sysdate" : 1666886037000,
      "haslayout" : "1",
      "topparent" : "5326493",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5326493,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 286,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Tools and Software|Legacy Tools|RealView Development Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers", "IP Products|Legacy products|RealView SoC Designer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|RealView Development Suite" ],
      "document_revision" : "16",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1666886037000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005184/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005184/1-0/?lang=en",
      "modified" : 1666885864000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1666886037510136938,
      "uri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What should I do if I want to download a legacy release of Arm Compiler?",
    "Uri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005184/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005184/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005184/1-0/en",
    "Excerpt" : "Availability of enhanced security features such as sanitizers. ... project has a clear and unavoidable requirement to use a legacy Arm Compiler release ... Which target you are building for.",
    "FirstSentences" : "Article ID: KA005184 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Legacy Embedded Compilers Confidentiality: Customer Non-confidential Summary I want to download a ..."
  }, {
    "title" : "LICENSE: Flex License Error -7,10015 and C9555E After Tools Update",
    "uri" : "https://developer.arm.com/documentation/ka002756/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002756/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002756/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002756/1-0/en",
    "excerpt" : "Use the lmutil command line tool found at C:\\\\Keil_v5\\\\UV4\\\\FlexNet\\\\lmutil.exe . ... Update the files. ... error C9555E Refer to LICENSE: C9555E and R003 Error Refer to LICENSE: Flex License ...",
    "firstSentences" : "Article ID: KA002756 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.12 and later Keil \\ ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "LICENSE: Flex License Error -7,10015 and C9555E After Tools Update ",
      "document_number" : "ka002756",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522774",
      "sysurihash" : "DV5y4vWMT95jcEY0",
      "urihash" : "DV5y4vWMT95jcEY0",
      "sysuri" : "https://developer.arm.com/documentation/ka002756/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666215306000,
      "topparentid" : 4522774,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666215437000,
      "sysconcepts" : "server ; error code ; FlexNet ; Flex ; Release Notes ; hosts platforms ; lmstat showed ; Publisher Setup ; socket connection ; compiler5 withversion ; double-click ; administrator",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "server ; error code ; FlexNet ; Flex ; Release Notes ; hosts platforms ; lmstat showed ; Publisher Setup ; socket connection ; compiler5 withversion ; double-click ; administrator",
      "documenttype" : "html",
      "sysindexeddate" : 1669123793000,
      "permanentid" : "1e35e80096bce8908623f76778ebc37453dfbab4b6b001b7590f9d18b014",
      "syslanguage" : [ "English" ],
      "itemid" : "63506e0d4c59b30b51773a44",
      "transactionid" : 1045864,
      "title" : "LICENSE: Flex License Error -7,10015 and C9555E After Tools Update ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1669123793000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002756:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123793313230106,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3674,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002756/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123791894,
      "syssize" : 3674,
      "sysdate" : 1669123793000,
      "haslayout" : "1",
      "topparent" : "4522774",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522774,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 235,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123793000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002756/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002756/1-0/?lang=en",
      "modified" : 1666215437000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123793313230106,
      "uri" : "https://developer.arm.com/documentation/ka002756/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "LICENSE: Flex License Error -7,10015 and C9555E After Tools Update",
    "Uri" : "https://developer.arm.com/documentation/ka002756/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002756/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002756/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002756/1-0/en",
    "Excerpt" : "Use the lmutil command line tool found at C:\\\\Keil_v5\\\\UV4\\\\FlexNet\\\\lmutil.exe . ... Update the files. ... error C9555E Refer to LICENSE: C9555E and R003 Error Refer to LICENSE: Flex License ...",
    "FirstSentences" : "Article ID: KA002756 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.12 and later Keil \\ ..."
  }, {
    "title" : "FuSa RTX RTOS: multi-core support",
    "uri" : "https://developer.arm.com/documentation/ka005248/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005248/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005248/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005248/1-0/en",
    "excerpt" : "Article ID: KA005248 Applies To: Arm Compiler for Embedded FuSa, Keil MDK Confidentiality: Customer Non-confidential ... Answer FuSa RTX RTOS is a safety-certified version of Keil RTX5 RTOS.",
    "firstSentences" : "Article ID: KA005248 Applies To: Arm Compiler for Embedded FuSa, Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Arm FuSa RTS Question Does ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "FuSa RTX RTOS: multi-core support ",
      "document_number" : "ka005248",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5369974",
      "sysurihash" : "EHF9qIyMñESG7PGL",
      "urihash" : "EHF9qIyMñESG7PGL",
      "sysuri" : "https://developer.arm.com/documentation/ka005248/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1666174169000,
      "topparentid" : 5369974,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1666174290000,
      "sysconcepts" : "cores ; RTOS ; minimum set ; threads executed ; run ; multi-core ; RTX5",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "cores ; RTOS ; minimum set ; threads executed ; run ; multi-core ; RTX5",
      "documenttype" : "html",
      "sysindexeddate" : 1669123790000,
      "permanentid" : "f2b3117bcfe2a35cba4ca6ad2436ff7e6023a0dc6f0ff084b8cc9e2aee8d",
      "syslanguage" : [ "English" ],
      "itemid" : "634fcd524c59b30b517739fe",
      "transactionid" : 1045864,
      "title" : "FuSa RTX RTOS: multi-core support ",
      "products" : [ "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "Arm Compiler for Embedded FuSa", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123790000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005248:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123790055291893,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 744,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005248/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123788785,
      "syssize" : 744,
      "sysdate" : 1669123790000,
      "haslayout" : "1",
      "topparent" : "5369974",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5369974,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 80,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123790000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005248/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005248/1-0/?lang=en",
      "modified" : 1666174290000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123790055291893,
      "uri" : "https://developer.arm.com/documentation/ka005248/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "FuSa RTX RTOS: multi-core support",
    "Uri" : "https://developer.arm.com/documentation/ka005248/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005248/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005248/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005248/1-0/en",
    "Excerpt" : "Article ID: KA005248 Applies To: Arm Compiler for Embedded FuSa, Keil MDK Confidentiality: Customer Non-confidential ... Answer FuSa RTX RTOS is a safety-certified version of Keil RTX5 RTOS.",
    "FirstSentences" : "Article ID: KA005248 Applies To: Arm Compiler for Embedded FuSa, Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5 Arm FuSa RTS Question Does ..."
  }, {
    "title" : "ARM: C++11 support with MDK-ARM and ARMCC Compiler",
    "uri" : "https://developer.arm.com/documentation/ka002877/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002877/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002877/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002877/1-0/en",
    "excerpt" : "Article ID: KA002877 Applies To: Arm Compiler 5, Keil MDK Confidentiality: Customer Non-confidential ... Is the C 11 (formerly known as C 0x) version standard of the C programming language ...",
    "firstSentences" : "Article ID: KA002877 Applies To: Arm Compiler 5, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.14 and later Keil \\ ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM: C++11 support with MDK-ARM and ARMCC Compiler ",
      "document_number" : "ka002877",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522781",
      "sysurihash" : "32Z0CbG9ñZUoN5pB",
      "urihash" : "32Z0CbG9ñZUoN5pB",
      "sysuri" : "https://developer.arm.com/documentation/ka002877/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665147737000,
      "topparentid" : 4522781,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665147847000,
      "sysconcepts" : "Arm Compiler ; dynamic syntax ; armclang ; release ; migration ; Keil ; Compatibility Guide ; knowledgebase article",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "Arm Compiler ; dynamic syntax ; armclang ; release ; migration ; Keil ; Compatibility Guide ; knowledgebase article",
      "documenttype" : "html",
      "sysindexeddate" : 1669123789000,
      "permanentid" : "e638a80a14e965dd08581f1564ed3967645ac89421219963cdbe0bb1cfa1",
      "syslanguage" : [ "English" ],
      "itemid" : "634023c74c59b30b5177335a",
      "transactionid" : 1045864,
      "title" : "ARM: C++11 support with MDK-ARM and ARMCC Compiler ",
      "products" : [ "Arm Compiler 5", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123789000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002877:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123789728207920,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1829,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002877/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123782879,
      "syssize" : 1829,
      "sysdate" : 1669123789000,
      "haslayout" : "1",
      "topparent" : "4522781",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522781,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 127,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123789000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002877/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002877/1-0/?lang=en",
      "modified" : 1665147847000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123789728207920,
      "uri" : "https://developer.arm.com/documentation/ka002877/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARM: C++11 support with MDK-ARM and ARMCC Compiler",
    "Uri" : "https://developer.arm.com/documentation/ka002877/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002877/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002877/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002877/1-0/en",
    "Excerpt" : "Article ID: KA002877 Applies To: Arm Compiler 5, Keil MDK Confidentiality: Customer Non-confidential ... Is the C 11 (formerly known as C 0x) version standard of the C programming language ...",
    "FirstSentences" : "Article ID: KA002877 Applies To: Arm Compiler 5, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.14 and later Keil \\ ..."
  }, {
    "title" : "ARMLINK: L6967E: Entry Points to a Thumb Instruction (for Cortex-M)",
    "uri" : "https://developer.arm.com/documentation/ka003080/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003080/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003080/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003080/1-0/en",
    "excerpt" : "Article ID: KA003080 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non ... Entry point (0x000000c8) points to a THUMB instruction but is not a valid THUMB code ...",
    "firstSentences" : "Article ID: KA003080 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 3.03a and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMLINK: L6967E: Entry Points to a Thumb Instruction (for Cortex-M) ",
      "document_number" : "ka003080",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523059",
      "sysurihash" : "LuugTvvwptTVYQxo",
      "urihash" : "LuugTvvwptTVYQxo",
      "sysuri" : "https://developer.arm.com/documentation/ka003080/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665147486000,
      "topparentid" : 4523059,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665147602000,
      "sysconcepts" : "entry ; linker ; Misc controls ; code pointer ; Handler",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "entry ; linker ; Misc controls ; code pointer ; Handler",
      "documenttype" : "html",
      "sysindexeddate" : 1669123789000,
      "permanentid" : "d1094d7ac4b87ae9436c0b5826f30a5265512bc4fc3cd178bc6051e1effa",
      "syslanguage" : [ "English" ],
      "itemid" : "634022d24c59b30b51773356",
      "transactionid" : 1045864,
      "title" : "ARMLINK: L6967E: Entry Points to a Thumb Instruction (for Cortex-M) ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123789000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003080:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123789430037357,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1085,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003080/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123779963,
      "syssize" : 1085,
      "sysdate" : 1669123789000,
      "haslayout" : "1",
      "topparent" : "4523059",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523059,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 104,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123789000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003080/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003080/1-0/?lang=en",
      "modified" : 1665147602000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123789430037357,
      "uri" : "https://developer.arm.com/documentation/ka003080/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMLINK: L6967E: Entry Points to a Thumb Instruction (for Cortex-M)",
    "Uri" : "https://developer.arm.com/documentation/ka003080/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003080/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003080/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003080/1-0/en",
    "Excerpt" : "Article ID: KA003080 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non ... Entry point (0x000000c8) points to a THUMB instruction but is not a valid THUMB code ...",
    "FirstSentences" : "Article ID: KA003080 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 3.03a and ..."
  }, {
    "title" : "ARMLINK: Generating Binary Output During a Build",
    "uri" : "https://developer.arm.com/documentation/ka003023/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003023/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003023/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003023/1-0/en",
    "excerpt" : "Article ID: KA003023 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: ... ANSWER The Keil ARM toolchain includes a utility called FROMELF.EXE. ... Check \\\"Run #1\\\".",
    "firstSentences" : "Article ID: KA003023 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 3.01a and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMLINK: Generating Binary Output During a Build ",
      "document_number" : "ka003023",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949114",
      "sysurihash" : "19UZccDcet5fOrñV",
      "urihash" : "19UZccDcet5fOrñV",
      "sysuri" : "https://developer.arm.com/documentation/ka003023/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665147314000,
      "topparentid" : 4949114,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665147444000,
      "sysconcepts" : "Keil ; Arm Compiler ; u00B5Vision ; build ; Non-confidential Information ; fromelf User ; bin ; exe ; Tool Parameters ; load region ; absolute object ; middleware libraries ; Confidentiality",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "Keil ; Arm Compiler ; u00B5Vision ; build ; Non-confidential Information ; fromelf User ; bin ; exe ; Tool Parameters ; load region ; absolute object ; middleware libraries ; Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1669123789000,
      "permanentid" : "40719315adba0c607a563a493c3f18f75dc14b8601b0b446c3000c96e10d",
      "syslanguage" : [ "English" ],
      "itemid" : "634022344c59b30b51773352",
      "transactionid" : 1045864,
      "title" : "ARMLINK: Generating Binary Output During a Build ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123789000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003023:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123789167235671,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1921,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003023/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123776901,
      "syssize" : 1921,
      "sysdate" : 1669123789000,
      "haslayout" : "1",
      "topparent" : "4949114",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949114,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 155,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123789000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003023/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003023/1-0/?lang=en",
      "modified" : 1665147444000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123789167235671,
      "uri" : "https://developer.arm.com/documentation/ka003023/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMLINK: Generating Binary Output During a Build",
    "Uri" : "https://developer.arm.com/documentation/ka003023/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003023/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003023/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003023/1-0/en",
    "Excerpt" : "Article ID: KA003023 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: ... ANSWER The Keil ARM toolchain includes a utility called FROMELF.EXE. ... Check \\\"Run #1\\\".",
    "FirstSentences" : "Article ID: KA003023 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 3.01a and ..."
  }, {
    "title" : "ARMLINK: Errors When Linking C++ Programs",
    "uri" : "https://developer.arm.com/documentation/ka002945/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002945/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002945/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002945/1-0/en",
    "excerpt" : "Article ID: KA002945 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase ... result from trying to build a C++ project and linking in MicroLIB.",
    "firstSentences" : "Article ID: KA002945 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 3.24 and later Keil \\u00B5Vision IDE v. 3.63 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMLINK: Errors When Linking C++ Programs ",
      "document_number" : "ka002945",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522997",
      "sysurihash" : "OOlJXðW2m3R8wndF",
      "urihash" : "OOlJXðW2m3R8wndF",
      "sysuri" : "https://developer.arm.com/documentation/ka002945/1-0/en",
      "systransactionid" : 1045864,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665393274000,
      "topparentid" : 4522997,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665393345000,
      "sysconcepts" : "MicroLIB ; Arm standard",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "MicroLIB ; Arm standard",
      "documenttype" : "html",
      "sysindexeddate" : 1669123788000,
      "permanentid" : "87eacd8192a00b60a26d83734ca9cf202ba4679c5988661658762054b3ed",
      "syslanguage" : [ "English" ],
      "itemid" : "6343e2c1da191e7fe057f2e7",
      "transactionid" : 1045864,
      "title" : "ARMLINK: Errors When Linking C++ Programs ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123788000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002945:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123788817642462,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 800,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002945/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123785691,
      "syssize" : 800,
      "sysdate" : 1669123788000,
      "haslayout" : "1",
      "topparent" : "4522997",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522997,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 85,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123788000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002945/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002945/1-0/?lang=en",
      "modified" : 1665393345000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123788817642462,
      "uri" : "https://developer.arm.com/documentation/ka002945/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMLINK: Errors When Linking C++ Programs",
    "Uri" : "https://developer.arm.com/documentation/ka002945/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002945/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002945/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002945/1-0/en",
    "Excerpt" : "Article ID: KA002945 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase ... result from trying to build a C++ project and linking in MicroLIB.",
    "FirstSentences" : "Article ID: KA002945 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 3.24 and later Keil \\u00B5Vision IDE v. 3.63 ..."
  }, {
    "title" : "ARMLINK: L6320w Warning Switching Code to C++",
    "uri" : "https://developer.arm.com/documentation/ka003095/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003095/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003095/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003095/1-0/en",
    "excerpt" : "Article ID: KA003095 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK ... After renaming all my *.c files to *.cpp, I now get this error message: .\\\\myprog\\\\ ... MicroLIB is a C library.",
    "firstSentences" : "Article ID: KA003095 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.12 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMLINK: L6320w Warning Switching Code to C++ ",
      "document_number" : "ka003095",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523031",
      "sysurihash" : "UUOloriVZzjHorJP",
      "urihash" : "UUOloriVZzjHorJP",
      "sysuri" : "https://developer.arm.com/documentation/ka003095/1-0/en",
      "systransactionid" : 1045863,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665146991000,
      "topparentid" : 4523031,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665147051000,
      "sysconcepts" : "MicroLIB ; Target ; libraries ; RESOLUTION Uncheck ; error messages ; warning",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "MicroLIB ; Target ; libraries ; RESOLUTION Uncheck ; error messages ; warning",
      "documenttype" : "html",
      "sysindexeddate" : 1669123776000,
      "permanentid" : "dcb7b40cb2bd180a3b821c56c537eb3c97cf89e47ac505e7c8b3ee5e4eba",
      "syslanguage" : [ "English" ],
      "itemid" : "634020abda191e7fe057f2db",
      "transactionid" : 1045863,
      "title" : "ARMLINK: L6320w Warning Switching Code to C++ ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123776000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003095:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123776685273268,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003095/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123773702,
      "syssize" : 1402,
      "sysdate" : 1669123776000,
      "haslayout" : "1",
      "topparent" : "4523031",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523031,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 126,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123776000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003095/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003095/1-0/?lang=en",
      "modified" : 1665147051000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123776685273268,
      "uri" : "https://developer.arm.com/documentation/ka003095/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMLINK: L6320w Warning Switching Code to C++",
    "Uri" : "https://developer.arm.com/documentation/ka003095/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003095/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003095/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003095/1-0/en",
    "Excerpt" : "Article ID: KA003095 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK ... After renaming all my *.c files to *.cpp, I now get this error message: .\\\\myprog\\\\ ... MicroLIB is a C library.",
    "FirstSentences" : "Article ID: KA003095 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.12 and ..."
  }, {
    "title" : "ARMLINK: L6286E Relocation ... With Respect to ... Out of Range",
    "uri" : "https://developer.arm.com/documentation/ka002847/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002847/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002847/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002847/1-0/en",
    "excerpt" : "The fromelf syntax is as follows: fromelf -crs -o \\\"[path to output text file]\\\\[output text file ... When Using __AT ARMLINK: L6286E Relocation . With Respect to . Out of Range KBA",
    "firstSentences" : "Article ID: KA002847 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.60 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMLINK: L6286E Relocation ... With Respect to ... Out of Range ",
      "document_number" : "ka002847",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523053",
      "sysurihash" : "XhfñS8jðBxmydhlH",
      "urihash" : "XhfñS8jðBxmydhlH",
      "sysuri" : "https://developer.arm.com/documentation/ka002847/1-0/en",
      "systransactionid" : 1045863,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665146920000,
      "topparentid" : 4523053,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665146967000,
      "sysconcepts" : "L6286E ; relocation ; instruction ; user programs ; fromelf ; build ; warning ; R0 ; window labeled ; Misc controls ; filename",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "L6286E ; relocation ; instruction ; user programs ; fromelf ; build ; warning ; R0 ; window labeled ; Misc controls ; filename",
      "documenttype" : "html",
      "sysindexeddate" : 1669123771000,
      "permanentid" : "ff9c2a07c2fd3e0c8aef3397fd2d61596214df07c0e862119a3fa60da46d",
      "syslanguage" : [ "English" ],
      "itemid" : "634020574c59b30b5177334b",
      "transactionid" : 1045863,
      "title" : "ARMLINK: L6286E Relocation ... With Respect to ... Out of Range ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123771000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002847:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123771932087171,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2994,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002847/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123770734,
      "syssize" : 2994,
      "sysdate" : 1669123771000,
      "haslayout" : "1",
      "topparent" : "4523053",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523053,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 202,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123771000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002847/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002847/1-0/?lang=en",
      "modified" : 1665146967000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123771932087171,
      "uri" : "https://developer.arm.com/documentation/ka002847/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMLINK: L6286E Relocation ... With Respect to ... Out of Range",
    "Uri" : "https://developer.arm.com/documentation/ka002847/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002847/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002847/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002847/1-0/en",
    "Excerpt" : "The fromelf syntax is as follows: fromelf -crs -o \\\"[path to output text file]\\\\[output text file ... When Using __AT ARMLINK: L6286E Relocation . With Respect to . Out of Range KBA",
    "FirstSentences" : "Article ID: KA002847 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.60 and ..."
  }, {
    "title" : "ARMLINK: L6985E: Unable to Automatically Place ... When Using __AT",
    "uri" : "https://developer.arm.com/documentation/ka003103/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003103/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003103/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003103/1-0/en",
    "excerpt" : "Article ID: KA003103 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK ... variables in external memory: #include\\n\\nconst unsigned short l1 __at(0x80001000)=0x1234 ... What could be wrong?",
    "firstSentences" : "Article ID: KA003103 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 3.04 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMLINK: L6985E: Unable to Automatically Place ... When Using __AT ",
      "document_number" : "ka003103",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523503",
      "sysurihash" : "MH03aSVrF5WkeWij",
      "urihash" : "MH03aSVrF5WkeWij",
      "sysuri" : "https://developer.arm.com/documentation/ka003103/1-0/en",
      "systransactionid" : 1045863,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665146017000,
      "topparentid" : 4523503,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665146103000,
      "sysconcepts" : "memory space ; warning ; Error Messages ; L6286E Relocation ; ARM ; L6985E ; ROM1 ; Target",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "memory space ; warning ; Error Messages ; L6286E Relocation ; ARM ; L6985E ; ROM1 ; Target",
      "documenttype" : "html",
      "sysindexeddate" : 1669123771000,
      "permanentid" : "6afd5e6a9c90e365a8af0fc182031902e732e0df25c4ecc6d11751a30e21",
      "syslanguage" : [ "English" ],
      "itemid" : "63401cf7da191e7fe057f2d7",
      "transactionid" : 1045863,
      "title" : "ARMLINK: L6985E: Unable to Automatically Place ... When Using __AT ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123771000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003103:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123771856706858,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1604,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003103/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123764728,
      "syssize" : 1604,
      "sysdate" : 1669123771000,
      "haslayout" : "1",
      "topparent" : "4523503",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523503,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 147,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123771000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003103/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003103/1-0/?lang=en",
      "modified" : 1665146103000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123771856706858,
      "uri" : "https://developer.arm.com/documentation/ka003103/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMLINK: L6985E: Unable to Automatically Place ... When Using __AT",
    "Uri" : "https://developer.arm.com/documentation/ka003103/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003103/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003103/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003103/1-0/en",
    "Excerpt" : "Article ID: KA003103 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK ... variables in external memory: #include\\n\\nconst unsigned short l1 __at(0x80001000)=0x1234 ... What could be wrong?",
    "FirstSentences" : "Article ID: KA003103 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 3.04 and ..."
  }, {
    "title" : "ARMLINK: How to remove unused functions from build",
    "uri" : "https://developer.arm.com/documentation/ka002725/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002725/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002725/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002725/1-0/en",
    "excerpt" : "So enabling this for your library will allow the linker to remove unused functions from the library. ... See also Getting the Best Optimized Code for your Embedded Application ARMLINK: How to ...",
    "firstSentences" : "Article ID: KA002725 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.15 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMLINK: How to remove unused functions from build ",
      "document_number" : "ka002725",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522953",
      "sysurihash" : "LUvñAe49crhfKW8D",
      "urihash" : "LUvñAe49crhfKW8D",
      "sysuri" : "https://developer.arm.com/documentation/ka002725/1-0/en",
      "systransactionid" : 1045863,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665146648000,
      "topparentid" : 4522953,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665146805000,
      "sysconcepts" : "unused functions ; libraries ; object files ; linker ; compiler ; build ; own ; Target ; Cross-Module Optimization",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "unused functions ; libraries ; object files ; linker ; compiler ; build ; own ; Target ; Cross-Module Optimization",
      "documenttype" : "html",
      "sysindexeddate" : 1669123771000,
      "permanentid" : "1ed69da162688530661a9ea9ee3a907a39150dbc81690693329c0f9676b9",
      "syslanguage" : [ "English" ],
      "itemid" : "63401fb54c59b30b51773346",
      "transactionid" : 1045863,
      "title" : "ARMLINK: How to remove unused functions from build ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123771000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002725:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123771797070858,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2411,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002725/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123767688,
      "syssize" : 2411,
      "sysdate" : 1669123771000,
      "haslayout" : "1",
      "topparent" : "4522953",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522953,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 159,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123771000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002725/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002725/1-0/?lang=en",
      "modified" : 1665146805000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123771797070858,
      "uri" : "https://developer.arm.com/documentation/ka002725/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMLINK: How to remove unused functions from build",
    "Uri" : "https://developer.arm.com/documentation/ka002725/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002725/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002725/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002725/1-0/en",
    "Excerpt" : "So enabling this for your library will allow the linker to remove unused functions from the library. ... See also Getting the Best Optimized Code for your Embedded Application ARMLINK: How to ...",
    "FirstSentences" : "Article ID: KA002725 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 5.15 and ..."
  }, {
    "title" : "FROMELF: Getting Error Q9511E Using Fromelf from Command Line",
    "uri" : "https://developer.arm.com/documentation/ka003933/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003933/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003933/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003933/1-0/en",
    "excerpt" : "Article ID: KA003933 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non ... When I call fromelf using the following command: fromelf --vhx --output=vhdldata.dat ...",
    "firstSentences" : "Article ID: KA003933 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK - V5 All ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "FROMELF: Getting Error Q9511E Using Fromelf from Command Line ",
      "document_number" : "ka003933",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524547",
      "sysurihash" : "oPK5VwC3yHaQr0v2",
      "urihash" : "oPK5VwC3yHaQr0v2",
      "sysuri" : "https://developer.arm.com/documentation/ka003933/1-0/en",
      "systransactionid" : 1045863,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665145546000,
      "topparentid" : 4524547,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665145565000,
      "sysconcepts" : "dat myproject ; fromelf ; axf ; vhdldata ; command ; arm ; environment variables ; variant ; licensing ; System Properties ; production use ; nEngineering release ; nComponent ; nInformation",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "dat myproject ; fromelf ; axf ; vhdldata ; command ; arm ; environment variables ; variant ; licensing ; System Properties ; production use ; nEngineering release ; nComponent ; nInformation",
      "documenttype" : "html",
      "sysindexeddate" : 1669123764000,
      "permanentid" : "c5f89ad8d4c2a790f9e652de9a04d1a5a584b9ad422522fb588f22eeb601",
      "syslanguage" : [ "English" ],
      "itemid" : "63401add4c59b30b5177333a",
      "transactionid" : 1045863,
      "title" : "FROMELF: Getting Error Q9511E Using Fromelf from Command Line ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123764000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003933:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123764577734693,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2242,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003933/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123758642,
      "syssize" : 2242,
      "sysdate" : 1669123764000,
      "haslayout" : "1",
      "topparent" : "4524547",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524547,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123764000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003933/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003933/1-0/?lang=en",
      "modified" : 1665145565000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123764577734693,
      "uri" : "https://developer.arm.com/documentation/ka003933/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "FROMELF: Getting Error Q9511E Using Fromelf from Command Line",
    "Uri" : "https://developer.arm.com/documentation/ka003933/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003933/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003933/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003933/1-0/en",
    "Excerpt" : "Article ID: KA003933 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non ... When I call fromelf using the following command: fromelf --vhx --output=vhdldata.dat ...",
    "FirstSentences" : "Article ID: KA003933 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK - V5 All ..."
  }, {
    "title" : "ARMCC: Heap functions are not thread safe in ArmClang compiler AC6",
    "uri" : "https://developer.arm.com/documentation/ka003278/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003278/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003278/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003278/1-0/en",
    "excerpt" : "Article ID: KA003278 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non ... It seems like that the _mutex_* functions that should protect the heap functions are ...",
    "firstSentences" : "Article ID: KA003278 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK SYMPTOM I ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMCC: Heap functions are not thread safe in ArmClang compiler AC6 ",
      "document_number" : "ka003278",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523798",
      "sysurihash" : "53TvCyzceygSt8sm",
      "urihash" : "53TvCyzceygSt8sm",
      "sysuri" : "https://developer.arm.com/documentation/ka003278/1-0/en",
      "systransactionid" : 1045863,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665145856000,
      "topparentid" : 4523798,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665145882000,
      "sysconcepts" : "Arm Compiler ; mutex ; Support User Guide ; keep ; multithreaded applications ; Controls window ; Management ; id ; elimination",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "Arm Compiler ; mutex ; Support User Guide ; keep ; multithreaded applications ; Controls window ; Management ; id ; elimination",
      "documenttype" : "html",
      "sysindexeddate" : 1669123764000,
      "permanentid" : "4e07a177757237ccf0b9f55dc5a8c82a406665ccc35d16bb13aac3ee5537",
      "syslanguage" : [ "English" ],
      "itemid" : "63401c1ada191e7fe057f2d5",
      "transactionid" : 1045863,
      "title" : "ARMCC: Heap functions are not thread safe in ArmClang compiler AC6 ",
      "products" : [ "Arm Compiler 5", "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123764000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003278:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123764474457467,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1227,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003278/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123761673,
      "syssize" : 1227,
      "sysdate" : 1669123764000,
      "haslayout" : "1",
      "topparent" : "4523798",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523798,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 100,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123764000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003278/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003278/1-0/?lang=en",
      "modified" : 1665145882000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123764474457467,
      "uri" : "https://developer.arm.com/documentation/ka003278/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMCC: Heap functions are not thread safe in ArmClang compiler AC6",
    "Uri" : "https://developer.arm.com/documentation/ka003278/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003278/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003278/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003278/1-0/en",
    "Excerpt" : "Article ID: KA003278 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non ... It seems like that the _mutex_* functions that should protect the heap functions are ...",
    "FirstSentences" : "Article ID: KA003278 Applies To: Arm Compiler 5, Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK SYMPTOM I ..."
  }, {
    "title" : "ARMCLANG: \"System and Thread Viewer\" is empty debugging RTXv4",
    "uri" : "https://developer.arm.com/documentation/ka004994/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004994/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004994/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004994/1-0/en",
    "excerpt" : "Article ID: KA004994 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential ... But when I tried debugging it using \\\"System and Thread Viewer\\\" in the uVision debug ...",
    "firstSentences" : "Article ID: KA004994 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: MDK v5.x Keil RTXv4.x (based on CMSIS RTOSv1) ARMCLANG ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMCLANG: \"System and Thread Viewer\" is empty debugging RTXv4 ",
      "document_number" : "ka004994",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5056809",
      "sysurihash" : "6N4KHc9EyS6b7dDG",
      "urihash" : "6N4KHc9EyS6b7dDG",
      "sysuri" : "https://developer.arm.com/documentation/ka004994/1-0/en",
      "systransactionid" : 1045863,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665145465000,
      "topparentid" : 5056809,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665145549000,
      "sysconcepts" : "using RTXv4 ; ARMCLANG v6 ; Thread Viewer ; compilers ; uVision ; Misc ; Target ; ARMCC v5 ; officially supported ; workaround solution ; fno-data-sections ; OS-awareness",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "using RTXv4 ; ARMCLANG v6 ; Thread Viewer ; compilers ; uVision ; Misc ; Target ; ARMCC v5 ; officially supported ; workaround solution ; fno-data-sections ; OS-awareness",
      "documenttype" : "html",
      "sysindexeddate" : 1669123764000,
      "permanentid" : "6fe17f595d82ce02d032fd68d5a741b76bed182186469dd0ca7972672186",
      "syslanguage" : [ "English" ],
      "itemid" : "63401acdda191e7fe057f2d0",
      "transactionid" : 1045863,
      "title" : "ARMCLANG: \"System and Thread Viewer\" is empty debugging RTXv4 ",
      "products" : [ "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123764000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004994:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123764198409751,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1526,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004994/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123755559,
      "syssize" : 1526,
      "sysdate" : 1669123764000,
      "haslayout" : "1",
      "topparent" : "5056809",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5056809,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 128,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123764000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004994/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004994/1-0/?lang=en",
      "modified" : 1665145549000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123764198409751,
      "uri" : "https://developer.arm.com/documentation/ka004994/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMCLANG: \"System and Thread Viewer\" is empty debugging RTXv4",
    "Uri" : "https://developer.arm.com/documentation/ka004994/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004994/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004994/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004994/1-0/en",
    "Excerpt" : "Article ID: KA004994 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential ... But when I tried debugging it using \\\"System and Thread Viewer\\\" in the uVision debug ...",
    "FirstSentences" : "Article ID: KA004994 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: MDK v5.x Keil RTXv4.x (based on CMSIS RTOSv1) ARMCLANG ..."
  }, {
    "title" : "LICENSE: License issue with Arm Compiler 6",
    "uri" : "https://developer.arm.com/documentation/ka002321/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002321/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002321/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002321/1-0/en",
    "excerpt" : "Article ID: KA002321 Applies To: Arm Compiler 6, Keil MDK, Keil Tools Licensing Confidentiality: ... toolchain always fails to find my valid Keil MDK license, with error output as shown below: ...",
    "firstSentences" : "Article ID: KA002321 Applies To: Arm Compiler 6, Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK Arm ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "LICENSE: License issue with Arm Compiler 6 ",
      "document_number" : "ka002321",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522355",
      "sysurihash" : "V2xðAcñv6LrFXiYZ",
      "urihash" : "V2xðAcñv6LrFXiYZ",
      "sysuri" : "https://developer.arm.com/documentation/ka002321/1-0/en",
      "systransactionid" : 1045862,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1665068226000,
      "topparentid" : 4522355,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1665068324000,
      "sysconcepts" : "exe files ; compiler toolchain ; armclang ; Keil Single User ; arm ; v6 ; bin ; folder ; workaround solution ; licensing information ; error code ; Checkout feature ; Node-Locked ; nComponent ; Professional",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "exe files ; compiler toolchain ; armclang ; Keil Single User ; arm ; v6 ; bin ; folder ; workaround solution ; licensing information ; error code ; Checkout feature ; Node-Locked ; nComponent ; Professional",
      "documenttype" : "html",
      "sysindexeddate" : 1669123754000,
      "permanentid" : "692851bc655056d778975681f39ffc243783650e226111b3e32eecf5b613",
      "syslanguage" : [ "English" ],
      "itemid" : "633eed244c59b30b51772b1f",
      "transactionid" : 1045862,
      "title" : "LICENSE: License issue with Arm Compiler 6 ",
      "products" : [ "A166", "A251", "A51", "Arm Compiler 6", "CA166", "CA251", "CA51", "DK251", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1669123754000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002321:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123754714246515,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2535,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002321/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123752551,
      "syssize" : 2535,
      "sysdate" : 1669123754000,
      "haslayout" : "1",
      "topparent" : "4522355",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522355,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 170,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123754000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002321/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002321/1-0/?lang=en",
      "modified" : 1665068324000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123754714246515,
      "uri" : "https://developer.arm.com/documentation/ka002321/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "LICENSE: License issue with Arm Compiler 6",
    "Uri" : "https://developer.arm.com/documentation/ka002321/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002321/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002321/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002321/1-0/en",
    "Excerpt" : "Article ID: KA002321 Applies To: Arm Compiler 6, Keil MDK, Keil Tools Licensing Confidentiality: ... toolchain always fails to find my valid Keil MDK license, with error output as shown below: ...",
    "FirstSentences" : "Article ID: KA002321 Applies To: Arm Compiler 6, Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK Arm ..."
  }, {
    "title" : "ARMCLANG: Create C compiler listing using ARMCLANG",
    "uri" : "https://developer.arm.com/documentation/ka003616/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003616/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003616/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003616/1-0/en",
    "excerpt" : "Article ID: KA003616 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential ... With the option \\\"Options for Target - Listing - C Compiler Listing: . *.txt\\\" enabled, ...",
    "firstSentences" : "Article ID: KA003616 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK v5.x ARMCLANG compiler toolchain v6. ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMCLANG: Create C compiler listing using ARMCLANG ",
      "document_number" : "ka003616",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949110",
      "sysurihash" : "lCVRWnthfFJv1ñi8",
      "urihash" : "lCVRWnthfFJv1ñi8",
      "sysuri" : "https://developer.arm.com/documentation/ka003616/1-0/en",
      "systransactionid" : 1045862,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1664955947000,
      "topparentid" : 4949110,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664955982000,
      "sysconcepts" : "compiler toolchain ; ARMCC v5 ; v6 ; u00B5Vision ; Keil ; clang ; interleave ; fromelf ; workaround solution ; QUESTION Previously ; Non-confidential Information ; disassemble ; representation ; Confidentiality",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "compiler toolchain ; ARMCC v5 ; v6 ; u00B5Vision ; Keil ; clang ; interleave ; fromelf ; workaround solution ; QUESTION Previously ; Non-confidential Information ; disassemble ; representation ; Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1669123752000,
      "permanentid" : "5e47b5a5b29ebf5f6e0cfb48f0b8fff1da972497b64204b5fe26e8699987",
      "syslanguage" : [ "English" ],
      "itemid" : "633d364e4c59b30b51771174",
      "transactionid" : 1045862,
      "title" : "ARMCLANG: Create C compiler listing using ARMCLANG ",
      "products" : [ "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123752000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003616:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123752119730940,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1966,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003616/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123749329,
      "syssize" : 1966,
      "sysdate" : 1669123752000,
      "haslayout" : "1",
      "topparent" : "4949110",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949110,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 140,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123752000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003616/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003616/1-0/?lang=en",
      "modified" : 1664955982000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123752119730940,
      "uri" : "https://developer.arm.com/documentation/ka003616/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMCLANG: Create C compiler listing using ARMCLANG",
    "Uri" : "https://developer.arm.com/documentation/ka003616/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003616/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003616/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003616/1-0/en",
    "Excerpt" : "Article ID: KA003616 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential ... With the option \\\"Options for Target - Listing - C Compiler Listing: . *.txt\\\" enabled, ...",
    "FirstSentences" : "Article ID: KA003616 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: MDK v5.x ARMCLANG compiler toolchain v6. ..."
  }, {
    "title" : "\"An unexpected error occurred\" while generating or renewing license",
    "uri" : "https://developer.arm.com/documentation/ka004946/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004946/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004946/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004946/1-0/en",
    "excerpt" : "Article ID: KA004946 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm ... below: An unexpected error occurred, please try again.\\nIf the error persists, please ...",
    "firstSentences" : "Article ID: KA004946 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development Studio, Embedded Compilers, Keil Tools Licensing, Legacy Debug Tools, Legacy ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "\"An unexpected error occurred\" while generating or renewing license ",
      "document_number" : "ka004946",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4915536",
      "sysurihash" : "rpX2WX5gmXdFPzTN",
      "urihash" : "rpX2WX5gmXdFPzTN",
      "sysuri" : "https://developer.arm.com/documentation/ka004946/1-0/en",
      "systransactionid" : 1045862,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1664801547000,
      "topparentid" : 4915536,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664801625000,
      "sysconcepts" : "renewing ; Arm Developer ; ongoing ; KBA",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|627b86ef07438e0da040a7b9", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|627b86ef07438e0da040a7b9", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec72f6e24a5e02d07b2744", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec731be24a5e02d07b2749", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec7371e24a5e02d07b274f", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab2dfcd74e712c44971ea", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec7089e24a5e02d07b26a6", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26a6", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5f1af352aca7a833c4904b3e", "5fbba11bcd74e712c4497246|5f1af352aca7a833c4904b3e", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26a8", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec709fe24a5e02d07b26ac", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec709fe24a5e02d07b26ae", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274b", "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec70b9e24a5e02d07b26b2", "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d4" ],
      "concepts" : "renewing ; Arm Developer ; ongoing ; KBA",
      "documenttype" : "html",
      "sysindexeddate" : 1669123748000,
      "permanentid" : "0082a63c9bbf5803967f58bdc494549469d17235e17024cd958ca5072499",
      "syslanguage" : [ "English" ],
      "itemid" : "633adb594c59b30b51771131",
      "transactionid" : 1045862,
      "title" : "\"An unexpected error occurred\" while generating or renewing license ",
      "products" : [ "A166", "A251", "A51", "ACOMP-BN-616EL", "ACOMP-BN-616EM", "ACOMP-BN-616EN", "ACOMP-BN-616EV", "ACOMP-BN-660EL ", "ACOMP-BN-660EM", "ACOMP-BN-660EN", "ADS-PRE-1.2", "ADS11", "ADS12", "AG100", "APS-1612", "APS-1612LF", "AR512", "Arm Compiler 5", "Arm Compiler 6", "Arm Compiler for Embedded FuSa", "Arm Developer Suite", "Arm Development Studio", "Arm Firmware Suite", "BUNTA-KT-30000", "CA166", "CA251", "CA51", "CD-ADS1.2-00", "CD-ADS1.2-PC-01", "CD-ADS1.2-UNIX-01", "CD-AFS1.4.1-01", "CD-M-ICE2.2-01", "CD-MT1.0-01", "CG011", "CG110", "CS040", "CS090", "CS140", "DK251", "DS000", "DS002-SM-30000", "DS100", "DS110", "DS110-LC-30000", "DS120", "DS120-CD-30000", "DS120-CD-40000", "DS120-EV-90000", "DS120-KT-00000", "DS120-KT-00001", "DS120-KT-20000", "DS120-KT-30000", "DS120-KT-30100", "DS120-KT-40000", "DS120-KT-70000", "DS120-KT-70001", "DS120-KT-80000", "DS120-KT-80001", "DS120-UD-30000", "DS120-UG-20000", "DS120-UT-30001", "DS120-UT-40001", "DS121-CD-0000A", "DS121-KT-00000", "DS500", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "DS5AC-KD-4S50C", "DUI 0048F", "DUI 0150A", "HBI-0026A", "HBI-0026B", "HBI-0026C", "HBI-0026D", "HBI-0039A", "HBI-0068A", "HBI-0075A", "HBI-0076A", "HBI-0078A", "HBI-0084A", "HBI-0085A", "HBI-0109A", "HCI-0011A", "HCI-0011ALF", "HCI-0012A", "HCI-0012ALF", "HCI-0022A", "HCI-0028A", "HCI-0028A-1", "HCI-0029A", "HPI-0026A", "HPI-0026B", "HPI-0026C", "HPI-0026D", "HPI-0039A", "HPI-0068A", "HPI-0075A", "HPI-0076A", "HPI-0078A", "HPI-0084A", "HPI-0085A", "HPI-0101A", "HPI-0109A", "HPI-0109B", "INFS1-CD-00141", "KM000", "Keil MDK", "Legacy Product - Cannot locate SAP codes", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "MI220-CU-0175A", "MI220-KT-0175A", "MI220-KT-0175ABP", "MI220-KT-0175ALF", "MI220-KT-98001", "MI226-UD-0175A", "MI230-KT-0177A", "MI230-UD-0177A", "MMC-ADSSA-GEN", "MSI-0001A", "MSI-0001B", "MSI-0002A", "MSI-0005A", "MSI-0005A-1", "MSI-0006A", "MSI-0006B", "MSI-0007A", "MT100-BD-00000", "MT100-KT-0062A", "MT100-KT-0062ABP", "Multi-ICE and MultiTrace", "N00332", "NC003-AH-012", "ND004-AD-007", "OSO25", "OSO26", "OSO27", "OSO28", "OSO30", "PK166", "PK51", "PRN-3.0-ADSSA-IN", "PRN-ADS1.2-EULA", "PRN-ADS1.21-GEN", "PRN-ADS1.21-INST", "RC220-UA-20000", "RC220-UA-30000", "RC220-UA-40000", "RC220-UA-60000", "RL-ARM", "RM101-TR-20000", "RM101-TR-30000", "RM220-BU-40175A", "RS220-UA-20000", "RS220-UA-30000", "RS220-UA-40000", "RS220-UA-60000", "RS300-UA-20000", "RS300-UA-30000", "RS300-UA-40000", "RS300-UA-60000", "RVDS", "RVI14", "RVI16", "RVI17", "RVI30", "RVI31", "RVI32", "RVI33", "RVP31", "RVP40", "RVP41", "RVS20", "RVS21", "RVS22", "RVS30", "RVS31", "RVS40", "RVS41", "RealView Development Suite", "RealView ICE and RealView Trace", "SD405", "SW070", "VC002", "VC9050000", "VC9050001", "VC9060000", "VC9060001", "WS107", "WS107-PRU", "WS107-TRM", "XX152", "XX172", "XX193", "XX205", "XX207", "XX232", "XX308", "XX333", "XX598", "XX601", "XX605", "ZB192", "ZB193", "ZB356", "ZB357", "ZB538", "ZB539" ],
      "date" : 1669123748000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004946:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123748112319805,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1229,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004946/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123741144,
      "syssize" : 1229,
      "sysdate" : 1669123748000,
      "haslayout" : "1",
      "topparent" : "4915536",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4915536,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 114,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Compilers|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools Licensing|Embedded Compilers|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools|Arm Developer Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Tools and Software|Legacy Tools|Multi-ICE and MultiTrace", "Tools and Software|Legacy Tools|RealView ICE and RealView Trace", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Compilers|Embedded Compilers|Arm Compiler 5", "Tools Licensing|Embedded Compilers|Arm Compiler 5", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio", "Tools and Software|Legacy Tools|Arm Firmware Suite", "IP Products|Legacy products|Arm Firmware Suite", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Debug Tools|DS-5 Development Studio", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "IP Products|Legacy products|Audio", "IP Products|Legacy products|Cross Trigger", "IP Products|Legacy products|Data Engines", "IP Products|Legacy products|Modems", "Tools and Software|Legacy Tools|RealView Developer Kits", "Tools and Software|Legacy Tools|RealView Development Suite", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software|Embedded|Arm Development Studio|Arm Debugger" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Arm Firmware Suite", "IP Products|Legacy products|Audio", "IP Products|Legacy products|Cross Trigger", "IP Products|Legacy products|Data Engines", "IP Products|Legacy products|Modems", "IP Products|Legacy products|RealView SoC Designer", "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Debugger", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 5", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler for Embedded FuSa", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|Arm Firmware Suite", "Tools and Software|Legacy Tools|Arm Developer Suite", "Tools and Software|Legacy Tools|Multi-ICE and MultiTrace", "Tools and Software|Legacy Tools|RealView Developer Kits", "Tools and Software|Legacy Tools|RealView Development Suite", "Tools and Software|Legacy Tools|RealView ICE and RealView Trace", "Tools and Software|Legacy Tools|DS-5 Development Studio", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004946/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004946/1-0/?lang=en",
      "modified" : 1664801625000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123748112319805,
      "uri" : "https://developer.arm.com/documentation/ka004946/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "\"An unexpected error occurred\" while generating or renewing license",
    "Uri" : "https://developer.arm.com/documentation/ka004946/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004946/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004946/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004946/1-0/en",
    "Excerpt" : "Article ID: KA004946 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm ... below: An unexpected error occurred, please try again.\\nIf the error persists, please ...",
    "FirstSentences" : "Article ID: KA004946 Applies To: Arm Compiler 5, Arm Compiler 6, Arm Compiler for Embedded FuSa, Arm Development Studio, Embedded Compilers, Keil Tools Licensing, Legacy Debug Tools, Legacy ..."
  }, {
    "title" : "LICENSE: Linger Time with Floating Licenses",
    "uri" : "https://developer.arm.com/documentation/ka002726/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002726/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002726/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002726/1-0/en",
    "excerpt" : "Article ID: KA002726 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential ... What is its default value? ... There is a linger time for Keil Floating Licenses.",
    "firstSentences" : "Article ID: KA002726 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.70a and later Keil \\ ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "LICENSE: Linger Time with Floating Licenses ",
      "document_number" : "ka002726",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522971",
      "sysurihash" : "BDDrCdB9s1FfñqTK",
      "urihash" : "BDDrCdB9s1FfñqTK",
      "sysuri" : "https://developer.arm.com/documentation/ka002726/1-0/en",
      "systransactionid" : 1045862,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1664531231000,
      "topparentid" : 4522971,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664531314000,
      "sysconcepts" : "Keil Floating ; Arm Compiler ; Licensing User ; debugging session ; project build ; u00B5Vision automatically ; specified period ; Management ; endliclinger",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "Keil Floating ; Arm Compiler ; Licensing User ; debugging session ; project build ; u00B5Vision automatically ; specified period ; Management ; endliclinger",
      "documenttype" : "html",
      "sysindexeddate" : 1669123739000,
      "permanentid" : "d3d97d62504d6ea7252e3e013bfd29a0656b6286334a0de0923348652570",
      "syslanguage" : [ "English" ],
      "itemid" : "6336bb724c59b30b51770e07",
      "transactionid" : 1045862,
      "title" : "LICENSE: Linger Time with Floating Licenses ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "PK166", "PK51", "RL-ARM" ],
      "date" : 1669123739000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002726:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123739660571317,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1368,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002726/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123738025,
      "syssize" : 1368,
      "sysdate" : 1669123739000,
      "haslayout" : "1",
      "topparent" : "4522971",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522971,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 127,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123739000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002726/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002726/1-0/?lang=en",
      "modified" : 1664531314000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123739660571317,
      "uri" : "https://developer.arm.com/documentation/ka002726/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "LICENSE: Linger Time with Floating Licenses",
    "Uri" : "https://developer.arm.com/documentation/ka002726/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002726/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002726/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002726/1-0/en",
    "Excerpt" : "Article ID: KA002726 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential ... What is its default value? ... There is a linger time for Keil Floating Licenses.",
    "FirstSentences" : "Article ID: KA002726 Applies To: Keil MDK, Keil Tools Licensing Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.70a and later Keil \\ ..."
  }, {
    "title" : "Arm Compiler 5 not available in Keil MDK",
    "uri" : "https://developer.arm.com/documentation/ka005073/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005073/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005073/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005073/1-0/en",
    "excerpt" : "Article ID: KA005073 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in ... Now, I want to build a project that requires Arm Compiler 5, but the build results in ...",
    "firstSentences" : "Article ID: KA005073 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5.37 and newer Arm Compiler 5 Question I have installed Keil ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Compiler 5 not available in Keil MDK ",
      "document_number" : "ka005073",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5246066",
      "sysurihash" : "U45YDlWnINDXCoLZ",
      "urihash" : "U45YDlWnINDXCoLZ",
      "sysuri" : "https://developer.arm.com/documentation/ka005073/1-0/en",
      "systransactionid" : 1045862,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663774916000,
      "topparentid" : 5246066,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663774989000,
      "sysconcepts" : "Arm Compiler ; toolchain ; Keil ; Embedded ; release ; targets ; installation directory ; downloads index ; longer included ; end of support ; documentation ; ARM-Compiler",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "Arm Compiler ; toolchain ; Keil ; Embedded ; release ; targets ; installation directory ; downloads index ; longer included ; end of support ; documentation ; ARM-Compiler",
      "documenttype" : "html",
      "sysindexeddate" : 1669123732000,
      "permanentid" : "eca1ce325a51c6553fb896c228d6b82b00d8e71167c65c09843e34d4b6de",
      "syslanguage" : [ "English" ],
      "itemid" : "632b310de68c6809a6b41663",
      "transactionid" : 1045862,
      "title" : "Arm Compiler 5 not available in Keil MDK ",
      "products" : [ "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123732000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005073:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123732809708744,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2500,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005073/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123731752,
      "syssize" : 2500,
      "sysdate" : 1669123732000,
      "haslayout" : "1",
      "topparent" : "5246066",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5246066,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 178,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "10",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123732000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005073/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005073/1-0/?lang=en",
      "modified" : 1663774989000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123732809708744,
      "uri" : "https://developer.arm.com/documentation/ka005073/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler 5 not available in Keil MDK",
    "Uri" : "https://developer.arm.com/documentation/ka005073/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005073/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005073/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005073/1-0/en",
    "Excerpt" : "Article ID: KA005073 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in ... Now, I want to build a project that requires Arm Compiler 5, but the build results in ...",
    "FirstSentences" : "Article ID: KA005073 Applies To: Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Keil MDK 5.37 and newer Arm Compiler 5 Question I have installed Keil ..."
  }, {
    "title" : "Verify the Arm compiler toolchain version during compile-time",
    "uri" : "https://developer.arm.com/documentation/ka005203/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005203/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005203/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005203/1-0/en",
    "excerpt" : "Article ID: KA005203 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential ... In order to avoid using a wrong version of the compiler toolchain at compile-time, is ...",
    "firstSentences" : "Article ID: KA005203 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Arm Compiler for Embedded v6.x Keil MDK v5.x Question ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Verify the Arm compiler toolchain version during compile-time ",
      "document_number" : "ka005203",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5339919",
      "sysurihash" : "xFfr9htFE1F6uOtj",
      "urihash" : "xFfr9htFE1F6uOtj",
      "sysuri" : "https://developer.arm.com/documentation/ka005203/1-0/en",
      "systransactionid" : 1045862,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663752617000,
      "topparentid" : 5339919,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663752708000,
      "sysconcepts" : "compiler toolchain ; preprocessor symbol ; macros ; foo ; target ; v6 ; Reference Guide ; uVision IDE ; build environment ; arm-arm-none-eabi ; compiler-time",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "compiler toolchain ; preprocessor symbol ; macros ; foo ; target ; v6 ; Reference Guide ; uVision IDE ; build environment ; arm-arm-none-eabi ; compiler-time",
      "documenttype" : "html",
      "sysindexeddate" : 1669123730000,
      "permanentid" : "c69a3d853ce1c67245af033be1d511dc3374f0ee3050f8326a15c21d3f83",
      "syslanguage" : [ "English" ],
      "itemid" : "632ada04ef6070769df0e3b4",
      "transactionid" : 1045862,
      "title" : "Verify the Arm compiler toolchain version during compile-time ",
      "products" : [ "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123730000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005203:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123730702716632,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2280,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005203/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123728439,
      "syssize" : 2280,
      "sysdate" : 1669123730000,
      "haslayout" : "1",
      "topparent" : "5339919",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5339919,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123730000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005203/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005203/1-0/?lang=en",
      "modified" : 1663752708000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123730702716632,
      "uri" : "https://developer.arm.com/documentation/ka005203/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Verify the Arm compiler toolchain version during compile-time",
    "Uri" : "https://developer.arm.com/documentation/ka005203/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005203/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005203/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005203/1-0/en",
    "Excerpt" : "Article ID: KA005203 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential ... In order to avoid using a wrong version of the compiler toolchain at compile-time, is ...",
    "FirstSentences" : "Article ID: KA005203 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this article applies to: Arm Compiler for Embedded v6.x Keil MDK v5.x Question ..."
  }, {
    "title" : "ARMCLANG: Using armclang without the ARM C library",
    "uri" : "https://developer.arm.com/documentation/ka004574/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004574/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004574/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004574/1-0/en",
    "excerpt" : "BX R0\\n ... \\/\\/* End of normal RO\\n ... When you get the following linker error, L6218E: Undefined symbol __aeabi_memcpy4 you ... Add the following to armclang command line, using the Misc.",
    "firstSentences" : "Article ID: KA004574 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: armclang v6.9 and later Safety-critical ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMCLANG: Using armclang without the ARM C library ",
      "document_number" : "ka004574",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4806354",
      "sysurihash" : "NhB6i7aIulAOrC1y",
      "urihash" : "NhB6i7aIulAOrC1y",
      "sysuri" : "https://developer.arm.com/documentation/ka004574/1-0/en",
      "systransactionid" : 1045862,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1663063822000,
      "topparentid" : 4806354,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1663063876000,
      "sysconcepts" : "language libraries ; source code ; Arm Compiler ; armclang ; qualifications ; applications ; safety ; programming ; header files ; optimization ; initialization ; volatile keyword ; extra build ; own implementations ; calculation",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6259cbcf630d780b85d0", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|637b6483cbcf630d780b85d1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec719de24a5e02d07b26e3|5eec7180e24a5e02d07b26e2" ],
      "concepts" : "language libraries ; source code ; Arm Compiler ; armclang ; qualifications ; applications ; safety ; programming ; header files ; optimization ; initialization ; volatile keyword ; extra build ; own implementations ; calculation",
      "documenttype" : "html",
      "sysindexeddate" : 1669123726000,
      "permanentid" : "cac5c755f08492d337ebfcaa04ec2d3bd51335f5347e576936f550a32587",
      "syslanguage" : [ "English" ],
      "itemid" : "63205744e60c8274af98e77f",
      "transactionid" : 1045862,
      "title" : "ARMCLANG: Using armclang without the ARM C library ",
      "products" : [ "Arm Compiler 6", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "KM000", "Keil MDK", "MDK-ARM", "MDK8M", "MDKSRC010", "MDKSRC020", "MDKSRC030", "RL-ARM" ],
      "date" : 1669123726000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004574:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669123726605335892,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 8916,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004574/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669123725071,
      "syssize" : 8916,
      "sysdate" : 1669123726000,
      "haslayout" : "1",
      "topparent" : "4806354",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4806354,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 456,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler|Arm Compiler 6", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil MDK", "Tools and Software|Keil Products|Keil MDK|FuSa Run-Time System", "Tools and Software|Keil Products|Keil MDK|MDK-Middleware", "Tools and Software|Keil Products|Keil MDK|Keil MDK IoT Clients" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669123726000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004574/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004574/1-0/?lang=en",
      "modified" : 1663063876000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669123726605335892,
      "uri" : "https://developer.arm.com/documentation/ka004574/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ARMCLANG: Using armclang without the ARM C library",
    "Uri" : "https://developer.arm.com/documentation/ka004574/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004574/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004574/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004574/1-0/en",
    "Excerpt" : "BX R0\\n ... \\/\\/* End of normal RO\\n ... When you get the following linker error, L6218E: Undefined symbol __aeabi_memcpy4 you ... Add the following to armclang command line, using the Misc.",
    "FirstSentences" : "Article ID: KA004574 Applies To: Arm Compiler 6, Keil MDK Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: armclang v6.9 and later Safety-critical ..."
  }, {
    "title" : "How do I know when a new version of Arm IP is available?",
    "uri" : "https://developer.arm.com/documentation/ka005160/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005160/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005160/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005160/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 750,
    "percentScore" : 61.623604,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I know when a new version of Arm IP is available? ",
      "document_number" : "ka005160",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5388396",
      "sysurihash" : "sB70FV94g5VLmE5C",
      "urihash" : "sB70FV94g5VLmE5C",
      "sysuri" : "https://developer.arm.com/documentation/ka005160/1-0/en",
      "systransactionid" : 1058286,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1669885543000,
      "topparentid" : 5388396,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1669885614000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fa3e24a5e02d07b2675", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1918e527a03a85ed271", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1938e527a03a85ed272", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1958e527a03a85ed274", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba196cd74e712c449726f", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba1988e527a03a85ed276", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b2678", "5eec6e98e24a5e02d07b25ca|5fbba199cd74e712c4497271", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba187cd74e712c4497264", "5eec6e36e24a5e02d07b2557|5eec6e98e24a5e02d07b25ca|5eec6fc0e24a5e02d07b267a", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba1898e527a03a85ed26c", "5eec6e98e24a5e02d07b25ca|5fbba19bcd74e712c4497273", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18b8e527a03a85ed26e", "5eec6e98e24a5e02d07b25ca|5fbba19dcd74e712c4497275", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18acd74e712c4497266", "5eec6e98e24a5e02d07b25ca|5fbba19a8e527a03a85ed278", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18dcd74e712c4497268", "5eec6e98e24a5e02d07b25ca|5fbba1878e527a03a85ed26a|5fbba18e8e527a03a85ed270", "5eec6e98e24a5e02d07b25ca|5fbba191cd74e712c449726a|5fbba194cd74e712c449726d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1669885841000,
      "permanentid" : "e5c877d5482aabb809b5ecb58afcc53064d9925f21db5bea91f57800535c",
      "syslanguage" : [ "English" ],
      "itemid" : "63886eaee1ed1c2162fc760c",
      "transactionid" : 1058286,
      "title" : "How do I know when a new version of Arm IP is available? ",
      "products" : [ "AN00CA000", "AN00CB000", "AN00CD000", "AN00CE000", "AN00CF000", "AN00IG000", "AN00IG001", "AN00IG002", "AN00LB000", "AN00LB001", "AN00LB002", "AN00LB003", "AN00LP000", "AN00LP001", "AN00LP002", "AN00LP003", "AN00TC000", "AN00TF000", "CH00CA000", "CH00CB000", "CH00CD000", "CH00CE000", "CH00CF000", "CH00CG000", "CH00IG000", "CH00IG001", "CH00LB000", "CH00LP000", "CH00TC000", "CH00TF000", "CP00CA000", "CP00CA001", "CP00CA002", "CP00CA003", "CP00CA004", "CP00CB000", "CP00CB001", "CP00CD000", "CP00CE000", "CP00CE001", "CP00CF000", "CP00LB000", "CP00LB001", "CP00LB002", "CP00LB003", "CP00LB004", "CP00LB005", "CP00LB006", "CP00LB007", "CP00LB008", "CP00LE000", "CP00LE001", "CP00LE002", "CP00LP000", "CP00LP001", "CP00LP002", "CP00LP003", "CP00LP004", "CP00LP005", "CP00LP006", "CP00LP007", "CP00LP008", "CP00MH000", "CP00TC000", "CP00TC001", "CP00TC002", "CP11CA003", "CP18CA000", "CP18CA001", "CP18CB000", "CP18CD000", "CP18CD001", "CP18CE000", "CP18CF000", "CP18ID000", "CP18ID001", "CP18IG000", "CP18LB000", "CP18LB001", "CP18LB002", "CP18LB003", "CP18LB004", "CP18LB005", "CP18LE000", "CP18LE001", "CP18LH000", "CP18LH001", "CP18LH002", "CP18LP000", "CP18LP001", "CP18LP002", "CP18LP003", "CP18LP004", "CP18LP005", "CP18MH000", "CP18MH001", "CP18MH002", "CP18PA000", "CP18TF000", "CP21CA000", "CP21CA001", "CP21CA002", "CP21CB000", "CP21CB001", "CP21CD000", "CP21CD001", "CP21CD002", "CP21CE000", "CP21CE001", "CP21CF000", "CP21ID000", "CP21ID001", "CP21IG000", "CP21LB000", "CP21LB001", "CP21LB002", "CP21LB003", "CP21LB004", "CP21LB005", "CP21LB006", "CP21LB007", "CP21LB008", "CP21LB009", "CP21LB010", "CP21LB011", "CP21LB012", "CP21LB013", "CP21LB014", "CP21LB015", "CP21LB016", "CP21LB017", "CP21LB018", "CP21LB019", "CP21LB020", "CP21LE000", "CP21LE001", "CP21LH000", "CP21LH001", "CP21LH002", "CP21LH003", "CP21LH004", "CP21LH005", "CP21LH006", "CP21LH007", "CP21LH008", "CP21LH009", "CP21LP000", "CP21LP001", "CP21LP002", "CP21LP003", "CP21LP004", "CP21LP005", "CP21LP006", "CP21LP007", "CP21LP008", "CP21LP009", "CP21LP010", "CP21LP011", "CP21LR000", "CP21LR001", "CP21LR002", "CP21LR003", "CP21LR004", "CP21LR005", "CP21LR006", "CP21LR007", "CP21LR008", "CP21LR009", "CP21LR010", "CP21LR011", "CP21LS000", "CP21LS001", "CP21LS002", "CP21LS003", "CP21LS004", "CP21MH000", "CP21MH001", "CP21PA000", "CP21TC000", "CP21TC001", "CP21TC003", "CP21TC004", "CP21TC005", "CP21TC006", "CP21TF000", "CP21TF001", "CP35CA000", "CP35CA001", "CP35CD000", "CP35CE000", "CP35CF000", "CP35IG000", "CP35LB000", "CP35LB001", "CP35LB002", "CP35LB003", "CP35LB004", "CP35LB005", "CP35LB006", "CP35LB007", "CP35LB008", "CP35LB009", "CP35LB010", "CP35LB011", "CP35LB012", "CP35LB013", "CP35LE000", "CP35LE001", "CP35LE002", "CP35LE003", "CP35LE004", "CP35LE005", "CP35LE006", "CP35LE007", "CP35LE008", "CP35LE009", "CP35LE010", "CP35LE011", "CP35LH000", "CP35LH001", "CP35LH002", "CP35LH003", "CP35LH004", "CP35LH005", "CP35LH006", "CP35LH007", "CP35LH008", "CP35LH009", "CP35LH010", "CP35LH011", "CP35LP000", "CP35LP001", "CP35LP002", "CP35LP003", "CP35LP004", "CP35LP005", "CP35LP006", "CP35LP007", "CP35LP008", "CP35LP009", "CP35LP010", "CP35LP011", "CP35LP012", "CP35LP013", "CP35LR000", "CP35LR001", "CP35LR002", "CP35LR003", "CP35LR004", "CP35LR005", "CP35LS000", "CP35LS001", "CP35LS002", "CP35LS003", "CP35LS004", "CP35LS005", "CP35LS006", "CP35LS007", "CP35LS008", "CP35LS009", "CP35LS010", "CP35LS011", "CP35LS012", "CP35LS013", "CP35LS014", "CP35LS015", "CP35LS016", "CP35LS024", "CP35LS025", "CP35LS026", "CP35LS027", "CP35LS028", "CP35LS029", "CP35LS030", "CP35LS031", "CP35LS032", "CP35LS033", "CP35LS034", "CP35LS035", "CP35LS036", "CP35LS037", "CP35MH000", "CP35MH001", "CP35PA000", "CP35TC000", "CP35TF000", "CS00IG500", "CS00LB500", "CS01CA500", "CS01CB500", "CS01CG500", "CS01IG500", "CS01IG501", "CS01LB500", "CS02CA500", "CS02CB500", "CS02CD500", "CS02CE500", "CS02CG500", "CS02IG500", "CS02IG501", "CS02LB500", "CS03LB500", "CS04CA500", "CS04CA501", "CS04CA502", "CS04CA503", "CS04CA504", "CS04CA505", "CS04CB500", "CS04CB501", "CS04CB502", "CS04CD500", "CS04CD501", "CS04CE500", "CS04CE501", "CS04CE502", "CS04CF500", "CS04CG500", "CS04IG500", "CS04IG501", "CS04LB500", "CS04LB501", "CS04LB502", "CS04LB503", "CS04LB504", "CS04LB505", "CS04LB506", "CS04LB507", "CS04LB508", "CS04LB509", "CS04LE501", "CS04LE502", "CS04LE505", "CS04LP501", "CS04LP502", "CS04LP503", "CS04LP504", "CS04LP505", "CS04LP506", "CS04LP507", "CS04LP508", "CS04LP509", "CS04MH500", "CS04MX000", "CS04TF500", "CS05IG500", "CS05LB000", "CS05LB500", "CS05LP000", "CS05TF000", "CS06CA500", "CS06CD500", "CS06CE500", "CS06CE501", "CS06CG500", "CS06LB500", "CS06LB501", "CS07CA500", "CS07CA501", "CS07CA502", "CS07CB500", "CS07CB501", "CS07CB502", "CS07CB503", "CS07CD500", "CS07CD501", "CS07CD502", "CS07CE500", "CS07CE501", "CS07CE502", "CS07CF500", "CS07CG500", "CS07IG500", "CS07IG501", "CS07LB500", "CS07LB501", "CS07LB502", "CS07LB503", "CS07LB504", "CS07LB505", "CS07LB506", "CS08LB500", "CS08TF500", "CS09CA500", "CS09CA501", "CS09CB500", "CS09CD500", "CS09CE500", "CS09CF000", "CS09CG500", "CS09IG500", "CS09IG501", "CS09LB000", "CS09LB001", "CS09LB500", "CS09LB501", "CS09LB506", "CS09LP000", "CS09TF000", "CS10CA500", "CS10CA501", "CS10CA502", "CS10CA503", "CS10CA504", "CS10CA505", "CS10CA506", "CS10CB500", "CS10CB501", "CS10CB502", "CS10CD500", "CS10CE500", "CS10CF500", "CS10IG500", "CS10IG501", "CS10LB500", "CS10LB501", "CS10LB502", "CS10LB503", "CS10LB504", "CS10LB505", "CS10LE500", "CS10LE501", "CS10LP500", "CS10LP501", "CS10LP502", "CS10LP503", "CS10LP504", "CS10MH500", "CS11CA500", "CS11CA501", "CS11CA502", "CS11CA503", "CS11CA504", "CS11CB500", "CS11CB501", "CS11CD500", "CS11CE500", "CS11CF500", "CS11IG500", "CS11LB500", "CS11LB501", "CS11LB502", "CS11LB503", "CS11LB504", "CS11LB505", "CS11LB506", "CS11LE500", "CS11LE501", "CS11LP500", "CS11LP501", "CS11LP502", "CS11LP503", "CS11LP504", "CS11LP505", "CS11LS507", "CS11LS508", "CS11LS509", "CS11TC000", "CS11TC001", "CS12CA500", "CS12CA501", "CS12CB500", "CS12CD500", "CS12CE500", "CS12CF500", "CS12ID500", "CS12ID501", "CS12ID502", "CS12ID503", "CS12IG500", "CS12IG501", "CS12IG502", "CS12IG503", "CS12IG504", "CS12IG505", "CS12IS500", "CS12IS501", "CS12IS502", "CS12IS503", "CS12IS504", "CS12IS505", "CS12IS506", "CS12IS507", "CS12LB500", "CS12LB501", "CS12LB502", "CS12LB503", "CS12LB504", "CS12LB505", "CS12LP500", "CS12LP501", "CS12LP502", "CS12LP503", "CS12LP504", "CS12LP505", "CS12TF500", "CS13CA502", "CS13CA503", "CS13CA504", "CS13CB501", "CS13CB502", "CS13CD501", "CS13CE501", "CS13CF500", "CS13IG502", "CS13IG503", "CS13IG504", "CS13IG505", "CS13IS500", "CS13IS501", "CS13IS502", "CS13IS503", "CS13IS504", "CS13IS505", "CS13LB502", "CS13LB503", "CS13LB504", "CS13LB505", "CS13LP500", "CS13LP501", "CS13LP502", "CS13LP503", "CS13TF500", "CS14CA500", "CS14CA501", "CS14CB500", "CS14CB501", "CS14CB502", "CS14CD500", "CS14CE501", "CS14CF500", "CS14IG500", "CS14IG501", "CS14LB500", "CS14LB502", "CS14LB503", "CS14LB504", "CS16CA500", "CS16CB500", "CS16CD500", "CS16CE500", "CS16CG500", "CS16IG500", "CS16IG501", "CS16LB000", "CS16LB500", "CS16LB501", "CS16LP000", "CS16TF000", "CS18CA500", "CS18CA501", "CS18CB500", "CS18CD500", "CS18CE500", "CS18CF500", "CS18IG500", "CS18LB500", "CS18LB501", "CS18LB502", "CS18LB503", "CS18LB504", "CS18LB505", "CS18LE000", "CS18LE501", "CS18LH500", "CS18LP500", "CS18LP501", "CS18LP502", "CS18LP503", "CS18LP504", "CS18LP505", "CS18MH500", "CS18TF500", "CS19CA000", "CS19CA001", "CS19CB000", "CS19CD000", "CS19CE000", "CS19CF000", "CS19CG000", "CS19LB000", "CS19LB001", "CS19LB002", "CS19LB003", "CS19LP000", "CS19LP001", "CS19TC000", "CS19TF000", "CS21CA000", "CS21CA001", "CS21CB000", "CS21CD000", "CS21CD001", "CS21CE000", "CS21CF000", "CS21IG000", "CS21LB000", "CS21LB001", "CS21LB002", "CS21LB003", "CS21LB004", "CS21LB005", "CS21LE000", "CS21LE001", "CS21LH000", "CS21LP000", "CS21LP001", "CS21LP002", "CS21LP003", "CS21LP004", "CS21LP005", "CS21TF000", "DE00CA500", "DE00CB500", "DE00CD500", "DE00CE500", "DE00CG500", "DE00IG500", "DE00IG501", "DE00LB500", "DE00LB501", "DE01CA500", "DE01CB500", "DE01CD000", "DE01CE000", "DE01IG500", "DE01LB500", "DE02CA500", "DE02CB500", "DE02CD500", "DE02CE000", "DE02CE500", "DE02CG500", "DE02LB500", "DE02LB501", "DE02LP500", "DE02TC000", "DE02TC001", "DE02TF000", "DE04CA000", "FJ00LB500", "FJ00LB501", "FJ00LB502", "FS00CA500", "FS00CB500", "FS00CE500", "FS00CG500", "FS00IG500", "FS00LB500", "FS01CA500", "FS01CB500", "FS01CE500", "FS01CG500", "FS01IG500", "FS01IG501", "FS01IS500", "FS01LB500", "FS02CA500", "FS02CB500", "FS02CD500", "FS02CE500", "FS02CG500", "FS02IG500", "FS02IG501", "FS02LB500", "FS03CA500", "FS03CB500", "FS03CD500", "FS03CE500", "FS03CG500", "FS03IG500", "FS03IG501", "FS03LB500", "FS03LB501", "FS04CA500", "FS04CB500", "FS04IG500", "FS04LB500", "FS05CA500", "FS05CB500", "FS05IG500", "FS05LB500", "GD00TF000", "GE00LB000", "GF00CA000", "GF00CA001", "GF00CA002", "GF00CB000", "GF00CD000", "GF00CD001", "GF00CE000", "GF00CE001", "GF00CE002", "GF00CE003", "GF00CF000", "GF00IG000", "GF00IG001", "GF00LB000", "GF00LB001", "GF00LB002", "GF00LB003", "GF00LB004", "GF00LB005", "GF00LB006", "GF00LB007", "GF00LB008", "GF00LB009", "GF00LB010", "GF00LB011", "GF00LB012", "GF00LB013", "GF00LB014", "GF00LB015", "GF00LB016", "GF00LB017", "GF00LB018", "GF00LB019", "GF00LE000", "GF00LE001", "GF00LH000", "GF00LH001", "GF00LH002", "GF00LP000", "GF00LP001", "GF00LP002", "GF00LP003", "GF00LP004", "GF00LP005", "GF00LP006", "GF00LP007", "GF00LP008", "GF00LP009", "GF00LP010", "GF00LP011", "GF00LP012", "GF00LP013", "GF00LP014", "GF00LP015", "GF00LP016", "GF00LP017", "GF00LR000", "GF00LR001", "GF00LR002", "GF00LR003", "GF00LR004", "GF00LR005", "GF00LR006", "GF00LR007", "GF00MA000", "GF00MA002", "GF00MD000", "GF00MD001", "GF00PL000", "GF00TC000", "GF00TC001", "GF00TC002", "GF00TF000", "GF01CA000", "GF01CB000", "GF01CD000", "GF01CD001", "GF01CE000", "GF01CF000", "GF01IG000", "GF01IG001", "GF01LB000", "GF01LB001", "GF01LB002", "GF01LB003", "GF01LB004", "GF01LB005", "GF01LE000", "GF01LE001", "GF01LP000", "GF01LP001", "GF01LP002", "GF01LP003", "GF01LP004", "GF01LP005", "GF01TC000", "GF02CA000", "GF02CA001", "GF02CB000", "GF02CD000", "GF02CD001", "GF02CE000", "GF02CF000", "GF02LB000", "GF02LB001", "GF02LB002", "GF02LB003", "GF02LB004", "GF02LB005", "GF02LB006", "GF02LB007", "GF02LB008", "GF02LE000", "GF02LE001", "GF02LE002", "GF02LP000", "GF02LP001", "GF02LP002", "GF02LP003", "GF02LP004", "GF02LP005", "GF02LP006", "GF02LP007", "GF02LP008", "GF02MH000", "GF02PS000", "GF02TC000", "GF02TC001", "GF02TF000", "GF03LB000", "GF03LB001", "GF03TF000", "GF03TF001", "GF21CA000", "GF21CA001", "GF21CA002", "GF21CB000", "GF21CB001", "GF21CD000", "GF21CD001", "GF21CD002", "GF21CE000", "GF21CE001", "GF21CF000", "GF21IG000", "GF21LB000", "GF21LB001", "GF21LB002", "GF21LB003", "GF21LB004", "GF21LB005", "GF21LB006", "GF21LB007", "GF21LB008", "GF21LB009", "GF21LB010", "GF21LB011", "GF21LB012", "GF21LB013", "GF21LB014", "GF21LB015", "GF21LB016", "GF21LB017", "GF21LB018", "GF21LB019", "GF21LB020", "GF21LB021", "GF21LB022", "GF21LB023", "GF21LB024", "GF21LB025", "GF21LB026", "GF21LB027", "GF21LB028", "GF21LB029", "GF21LB030", "GF21LB031", "GF21LB032", "GF21LE000", "GF21LE001", "GF21LE002", "GF21LH000", "GF21LH001", "GF21LH002", "GF21LH003", "GF21LH004", "GF21LH005", "GF21LH006", "GF21LH007", "GF21LH008", "GF21LH009", "GF21LH010", "GF21LH011", "GF21LH012", "GF21LH013", "GF21LH014", "GF21LP000", "GF21LP001", "GF21LP002", "GF21LP003", "GF21LP004", "GF21LP005", "GF21LP006", "GF21LP007", "GF21LP008", "GF21LP009", "GF21LP010", "GF21LP011", "GF21LP012", "GF21LP013", "GF21LP014", "GF21LP015", "GF21LP016", "GF21LP017", "GF21LP018", "GF21LP019", "GF21LR000", "GF21LR001", "GF21LR002", "GF21LR003", "GF21LR004", "GF21LR005", "GF21LR006", "GF21LR007", "GF21LR008", "GF21LR009", "GF21LR010", "GF21LR011", "GF21LR012", "GF21LR013", "GF21LR014", "GF21LR015", "GF21LR016", "GF21MH000", "GF21MH001", "GF21MH002", "GF21MH003", "GF21MH004", "GF21MH005", "GF21MH006", "GF21MH007", "GF21MX000", "GF21PA001", "GF21PA002", "GF21PL000", "GF21TC000", "GF21TC001", "GF21TC002", "GF21TC003", "GF21TC004", "GF21TC005", "GF21TC006", "GF21TC007", "GF21TC008", "GF21TC009", "GF21TF000", "GF23CA000", "GF23CA001", "GF23CA002", "GF23CB000", "GF23CD000", "GF23CE000", "GF23CF000", "GF23CF001", "GF23IG000", "GF23LB000", "GF23LB001", "GF23LB002", "GF23LB003", "GF23LB004", "GF23LB005", "GF23LB006", "GF23LB007", "GF23LB008", "GF23LB009", "GF23LB010", "GF23LB011", "GF23LB012", "GF23LE000", "GF23LE001", "GF23LP000", "GF23LP001", "GF23LP002", "GF23LP003", "GF23LP004", "GF23LP005", "GF23LR000", "GF23LR001", "GF23LR002", "GF23LR003", "GF23PA000", "GF23PL000", "GF23PL001", "GF23PL002", "GF23TC000", "GF23TC001", "GF23TC002", "GF23TF000", "GF26CA000", "GF26CA001", "GF26CB000", "GF26CD000", "GF26CE000", "GF26CF000", "GF26IG000", "GF26LB000", "GF26LB001", "GF26LB002", "GF26LB003", "GF26LB004", "GF26LB005", "GF26LB006", "GF26LB007", "GF26LB008", "GF26LB009", "GF26LB010", "GF26LB011", "GF26LB012", "GF26LB013", "GF26LB014", "GF26LB015", "GF26LB016", "GF26LE000", "GF26LE001", "GF26LP000", "GF26LP001", "GF26LP002", "GF26LP003", "GF26LP004", "GF26LP005", "GF26LP006", "GF26LP007", "GF26LP008", "GF26LP009", "GF26LP010", "GF26LP011", "GF26LP012", "GF26LP013", "GF26LP014", "GF26LP015", "GF26LP016", "GF26LR000", "GF26LR001", "GF26LR002", "GF26LR003", "GF26TC000", "GF26TF000", "GF28CA000", "GF28CA001", "GF28CB000", "GF28CD000", "GF28CE000", "GF28CG000", "GF28LB000", "GF28LB001", "GF28LB002", "GF28LB003", "GF28LB004", "GF28LB005", "GF28LP000", "GF28TC000", "GF28TC001", "GF28TF000", "GF28TF001", "GF29CA000", "GF29CF000", "GF29LB000", "GF29TC000", "GF29TF000", "GF30CA001", "GF30CA002", "GF30CB000", "GF30CD000", "GF30CE000", "GF30CF000", "GF30LB000", "GF30LB001", "GF30LB002", "GF30LB003", "GF30LB004", "GF30LB005", "GF30LB006", "GF30LB007", "GF30LB008", "GF30LB009", "GF30LB010", "GF30LB011", "GF30LE000", "GF30LE001", "GF30LP000", "GF30LP001", "GF30LP002", "GF30LP003", "GF30LP004", "GF30LP005", "GF30LR000", "GF30LR001", "GF30LR002", "GF30LR003", "GF30PA000", "GF30PL000", "GF30PL001", "GF30PL002", "GF30TC000", "GF30TC001", "GF30TF000", "GF31CA000", "GF31CB000", "GF31CD000", "GF31CE000", "GF31LB000", "GF31LB001", "GF31LB002", "GF31LB003", "GF31LE000", "GF31LE001", "GF31LP000", "GF31LP001", "GF31LP002", "GF31LP003", "GF31TC000", "GF31TF000", "GF32CA000", "GF32CA001", "GF32CA002", "GF32CA003", "GF32CB000", "GF32CB001", "GF32CD000", "GF32CD001", "GF32CE000", "GF32CE001", "GF32CF000", "GF32CF001", "GF32LB000", "GF32LB001", "GF32LB002", "GF32LB003", "GF32LB004", "GF32LB005", "GF32LB006", "GF32LB007", "GF32LB008", "GF32LB009", "GF32LB010", "GF32LB011", "GF32LB012", "GF32LB013", "GF32LB014", "GF32LB015", "GF32LB016", "GF32LB017", "GF32LB018", "GF32LB019", "GF32LB020", "GF32LB021", "GF32LB022", "GF32LB023", "GF32LB024", "GF32LB025", "GF32LB026", "GF32LB027", "GF32LE000", "GF32LE001", "GF32LE002", "GF32LE003", "GF32LP000", "GF32LP001", "GF32LP002", "GF32LP003", "GF32LP004", "GF32LP005", "GF32LP006", "GF32LP007", "GF32LS000", "GF32LS001", "GF32LS002", "GF32LS003", "GF32LS004", "GF32LS005", "GF32LS006", "GF32LS007", "GF32LS008", "GF32LS009", "GF32LS010", "GF32LS011", "GF32LS012", "GF32LS013", "GF32LS014", "GF32LS015", "GF32LS016", "GF32LS017", "GF32LS018", "GF32LS019", "GF32LS020", "GF32LS021", "GF32LS022", "GF32LS023", "GF32LS024", "GF32LS025", "GF32LS026", "GF32LS027", "GF32MX000", "GF32PL000", "GF32TC000", "GF32TF000", "GF32TF001", "GF33CA000", "GF33CA001", "GF33CA002", "GF33CA003", "GF33CA004", "GF33CA005", "GF33CA006", "GF33CA007", "GF33CA008", "GF33CA009", "GF33CA010", "GF33CA011", "GF33CA012", "GF33CA013", "GF33CA014", "GF33CB000", "GF33CB001", "GF33CD000", "GF33CD001", "GF33CD002", "GF33CD003", "GF33CD004", "GF33CD005", "GF33CE000", "GF33CE001", "GF33CF000", "GF33CF001", "GF33CF002", "GF33CF003", "GF33CG000", "GF33CG001", "GF33LB000", "GF33LB001", "GF33LB002", "GF33LB003", "GF33LB004", "GF33LB005", "GF33LB006", "GF33LB007", "GF33LB008", "GF33LB009", "GF33LB010", "GF33LB011", "GF33LB012", "GF33LB013", "GF33LB014", "GF33LB015", "GF33LB016", "GF33LB017", "GF33LB018", "GF33LB019", "GF33LB020", "GF33LB021", "GF33LB022", "GF33LB023", "GF33LB024", "GF33LB025", "GF33LB026", "GF33LB027", "GF33LB028", "GF33LB029", "GF33LB030", "GF33LE000", "GF33LE001", "GF33LE002", "GF33LE003", "GF33LE004", "GF33LE005", "GF33LP000", "GF33LP001", "GF33LP002", "GF33LP003", "GF33LP004", "GF33LP005", "GF33LP006", "GF33LP007", "GF33LP008", "GF33LP009", "GF33LP010", "GF33LP011", "GF33LP012", "GF33LP013", "GF33LP014", "GF33LP015", "GF33LP016", "GF33LP017", "GF33LP018", "GF33LP019", "GF33LP020", "GF33LP021", "GF33LP022", "GF33LP023", "GF33LP024", "GF33LP025", "GF33LP026", "GF33LP027", "GF33LP028", "GF33LP029", "GF33LP030", "GF33LP031", "GF33LP032", "GF33LP033", "GF33LP034", "GF33LP035", "GF33LP036", "GF33LP037", "GF33LP038", "GF33LP039", "GF33LP040", "GF33LP041", "GF33LP042", "GF33LP043", "GF33PL000", "GF33PL001", "GF33TC000", "GF33TC001", "GF33TC002", "GF33TC003", "GF33TC004", "GF33TC005", "GF33TC006", "GF33TC007", "GF33TF000", "GF34CA000", "GF34CA001", "GF34CD000", "GF34CE000", "GF34CF000", "GF34IG000", "GF34LB000", "GF34LB001", "GF34LB002", "GF34LB003", "GF34LB004", "GF34LB005", "GF34LB006", "GF34LB007", "GF34LB008", "GF34LB009", "GF34LB010", "GF34LB011", "GF34LB012", "GF34LB013", "GF34LB014", "GF34LB015", "GF34LB016", "GF34LB017", "GF34LB018", "GF34LB019", "GF34LE000", "GF34LE001", "GF34LE002", "GF34LE003", "GF34LE004", "GF34LE005", "GF34LE006", "GF34LE007", "GF34LE008", "GF34LE009", "GF34LE010", "GF34LE011", "GF34LE012", "GF34LE013", "GF34LE014", "GF34LE015", "GF34LE016", "GF34LP000", "GF34LP001", "GF34LP002", "GF34LP003", "GF34LP004", "GF34LP005", "GF34LP006", "GF34LP007", "GF34LP008", "GF34LP009", "GF34LP010", "GF34LP011", "GF34LP012", "GF34LP013", "GF34LP014", "GF34LP015", "GF34LP016", "GF34LP017", "GF34LP018", "GF34LP019", "GF34LR000", "GF34LR001", "GF34LR002", "GF34LR003", "GF34LR004", "GF34LR005", "GF34LR006", "GF34LR007", "GF34LR008", "GF34LS000", "GF34LS001", "GF34LS002", "GF34LS003", "GF34LS004", "GF34LS005", "GF34LS006", "GF34LS007", "GF34LS008", "GF34LS009", "GF34LS010", "GF34LS011", "GF34LS012", "GF34LS013", "GF34LS014", "GF34LS015", "GF34LS016", "GF34PL000", "GF34PL001", "GF34TC000", "GF34TC001", "GF34TF000", "GF35CA000", "GF35CA001", "GF35CD000", "GF35CE000", "GF35CF000", "GF35IG000", "GF35LB000", "GF35LB001", "GF35LB002", "GF35LB003", "GF35LB004", "GF35LB005", "GF35LB006", "GF35LB007", "GF35LB008", "GF35LB009", "GF35LB010", "GF35LB011", "GF35LB012", "GF35LB013", "GF35LE000", "GF35LE001", "GF35LE002", "GF35LE003", "GF35LE004", "GF35LE005", "GF35LE006", "GF35LE007", "GF35LE008", "GF35LE009", "GF35LE010", "GF35LE011", "GF35LH000", "GF35LH001", "GF35LH002", "GF35LH003", "GF35LH004", "GF35LH005", "GF35LH006", "GF35LH007", "GF35LH008", "GF35LH009", "GF35LH010", "GF35LH011", "GF35LP000", "GF35LP001", "GF35LP002", "GF35LP003", "GF35LP004", "GF35LP005", "GF35LP006", "GF35LP007", "GF35LP008", "GF35LP009", "GF35LP010", "GF35LP011", "GF35LP012", "GF35LP013", "GF35LR000", "GF35LR001", "GF35LR002", "GF35LR003", "GF35LR004", "GF35LR005", "GF35LS000", "GF35LS001", "GF35LS002", "GF35LS003", "GF35LS004", "GF35LS005", "GF35LS006", "GF35LS007", "GF35LS008", "GF35LS009", "GF35LS010", "GF35LS011", "GF35LS012", "GF35LS013", "GF35LS014", "GF35LS015", "GF35LS016", "GF35LS017", "GF35LS018", "GF35LS019", "GF35LS020", "GF35LS021", "GF35LS022", "GF35LS023", "GF35LS024", "GF35LS025", "GF35LS026", "GF35LS027", "GF35LS028", "GF35LS029", "GF35LS030", "GF35LS031", "GF35LS032", "GF35LS033", "GF35LS034", "GF35LS035", "GF35LS036", "GF35LS037", "GF35PL000", "GF35PL001", "GF35PL002", "GF35TC000", "GF35TF000", "GF36CA000", "GF36CA001", "GF36CB000", "GF36CD000", "GF36CF000", "GF36LB000", "GF36LB001", "GF36LB002", "GF36LB003", "GF36LB004", "GF36LE000", "GF36LH000", "GF36LH001", "GF36LH002", "GF36LH003", "GF36LH004", "GF36LP000", "GF36LP001", "GF36LS000", "GF36LS001", "GF36LS002", "GF36LS003", "GF36LS004", "GF36LS005", "GF36LS006", "GF36LS007", "GF36LS008", "GF36LS009", "GF36LS010", "GF36LS011", "GF36TC000", "GF36TC001", "GF36TF000", "GF37CA000", "GF37CA001", "GF37CD000", "GF37CE000", "GF37CF000", "GF37IG000", "GF37LB000", "GF37LB001", "GF37LB002", "GF37LB003", "GF37LB004", "GF37LB005", "GF37LB006", "GF37LB007", "GF37LB008", "GF37LB009", "GF37LB010", "GF37LB011", "GF37LB012", "GF37LB013", "GF37LE000", "GF37LE001", "GF37LE002", "GF37LE003", "GF37LE004", "GF37LE005", "GF37LE006", "GF37LE007", "GF37LE008", "GF37LE009", "GF37LE010", "GF37LE011", "GF37LH000", "GF37LH001", "GF37LH002", "GF37LH003", "GF37LH004", "GF37LH005", "GF37LH006", "GF37LH007", "GF37LH008", "GF37LH009", "GF37LH010", "GF37LH011", "GF37LP000", "GF37LP001", "GF37LP002", "GF37LP003", "GF37LP004", "GF37LP005", "GF37LP006", "GF37LP007", "GF37LP008", "GF37LP009", "GF37LP010", "GF37LP011", "GF37LP012", "GF37LP013", "GF37LR000", "GF37LR001", "GF37LR002", "GF37LR003", "GF37LR004", "GF37LR005", "GF37LS000", "GF37LS001", "GF37LS002", "GF37LS003", "GF37LS004", "GF37LS005", "GF37LS006", "GF37LS007", "GF37LS008", "GF37LS009", "GF37LS010", "GF37LS011", "GF37LS012", "GF37LS013", "GF37LS014", "GF37LS015", "GF37LS016", "GF37LS024", "GF37LS025", "GF37LS026", "GF37LS027", "GF37LS028", "GF37LS034", "GF37LS035", "GF37PL000", "GF37PL001", "GF37TC000", "GF37TF000", "GF39CB000", "GF39CC000", "GF39CF000", "GF39IG000", "GF39IG001", "GF39LB000", "GF39LB001", "GF39LB002", "GF39LB003", "GF39LB004", "GF39LB005", "GF39LB006", "GF39LB007", "GF39LB008", "GF39LB009", "GF39LB010", "GF39LB011", "GF39LB012", "GF39LB013", "GF39LE000", "GF39LP000", "GF39LP001", "GF39TF000", "GS00CA500", "GS00CB500", "GS00CD500", "GS00CE500", "GS00CG500", "GS00IG500", "GS00IG501", "GS00LB001", "GS00LB500", "GS00LS500", "GS00TF000", "GS01CA000", "GS01CB000", "GS01CF000", "GS01IG000", "GS01LB000", "GS01PS000", "GS01TC000", "GS01TF000", "GS02CA000", "GS02CD000", "GS02CF000", "GS02IG000", "GS02LB000", "GS02LB001", "GS02LP000", "GS02TC000", "GS02TF000", "GS03CA000", "GS03CB000", "GS03CD000", "GS03CE000", "GS03CG000", "GS03LB000", "GS03LB001", "GS03TF000", "GS04LB000", "GS04TF000", "GS05CA000", "GS05CB000", "GS05CD000", "GS05CE000", "GS05CG000", "GS05LB000", "GS05LP000", "GS05TF000", "GS06LB000", "GS06LB001", "GS06LE000", "GS06LE001", "GS06LP000", "GS06LP001", "GS06TF000", "HC00CA500", "HC00CB500", "HC00CD500", "HC00CE500", "HC00CG500", "HC00IG500", "HC00IG501", "HC00LB500", "HJ00CA500", "HJ00CA501", "HJ00CB500", "HJ00IG500", "HJ00LB500", "HJ01CA500", "HJ01CA501", "HJ01CB000", "HJ01IG500", "HJ01LB500", "HJ03LB000", "HJ03TF000", "HS00LB000", "HS00LB500", "HS00PS000", "HS01LB000", "HS01LB001", "HS01LP000", "HS01LP001", "HS01PS000", "HS01TF000", "HS02CA000", "HS02CA001", "HS02CB000", "HS02CD000", "HS02CE000", "HS02CF000", "HS02IG000", "HS02LB000", "HS02LB001", "HS02LB002", "HS02LB003", "HS02LB004", "HS02LB005", "HS02LE000", "HS02LP000", "HS02LP001", "HS02LS000", "HS02LS001", "HS02LS002", "HS02LS003", "HS02LS004", "HS02LS005", "HS02PL000", "HS02TC000", "HS02TC001", "HS02TF000", "HS04CA000", "HS04CA001", "HS04CD000", "HS04LB000", "HS04LB001", "HS04LB002", "HS04LE000", "HS04LP000", "HS04TC000", "HS04TF000", "IB00CA000", "IB00CA500", "IB00CA501", "IB00CB500", "IB00CB501", "IB00CD500", "IB00CD501", "IB00CE500", "IB00CF500", "IB00CF501", "IB00IG500", "IB00LB500", "IB00LB501", "IB01CA500", "IB01CB500", "IB01CD500", "IB01CE500", "IB01CF500", "IB01IG500", "IB01IG501", "IB01IG502", "IB01IG503", "IB01IG504", "IB01IG505", "IB01LB500", "IB02LB500", "IB03CA501", "IB03CA502", "IB03CB500", "IB03CB501", "IB03CD500", "IB03CD501", "IB03CE500", "IB03CE501", "IB03CF500", "IB03CF501", "IB03IG500", "IB03IG501", "IB03IG502", "IB03LB500", "IB03LB501", "IB07CA500", "IB07CB500", "IB07CD500", "IB07CE500", "IB07CF500", "IB07IG500", "IB07IG501", "IB07LB500", "IB07LB501", "IB09CA500", "IB09CA501", "IB09CA502", "IB09CB500", "IB09CB501", "IB09CD500", "IB09CE500", "IB09CF500", "IB09IG500", "IB09IG501", "IB09IG502", "IB09IG503", "IB09IG504", "IB09IG505", "IB09IG506", "IB09IG507", "IB09IG508", "IB09IG509", "IB09IG510", "IB09IG511", "IB09LB500", "IB09LB501", "IB09LB502", "IB09LB503", "IB09LP500", "IB09LP501", "IB09LP502", "IB09LP503", "IB09TC000", "IB09TC001", "IB09TC002", "IB09TC003", "IB09TF500", "IB10CA500", "IB10CA501", "IB10CA502", "IB10CA503", "IB10CA504", "IB10CA505", "IB10CA506", "IB10CB500", "IB10CB501", "IB10CB502", "IB10CD500", "IB10CE500", "IB10CF500", "IB10IG500", "IB10IG501", "IB10IG502", "IB10IG503", "IB10IG504", "IB10IG505", "IB10LB500", "IB10LB501", "IB10LB502", "IB10LB503", "IB10LB504", "IB10LB505", "IB10LE501", "IB10LE505", "IB10LP500", "IB10LP501", "IB10LP502", "IB10LP503", "IB10LP504", "IB11CA500", "IB11CA501", "IB11CA502", "IB11CA503", "IB11CA504", "IB11CA505", "IB11CA506", "IB11CB500", "IB11CB501", "IB11CD500", "IB11CE500", "IB11CF500", "IB11IG500", "IB11IG501", "IB11IG502", "IB11IG503", "IB11IG504", "IB11LB500", "IB11LB501", "IB11LB502", "IB11LB503", "IB11LB504", "IB11LB505", "IB11LE500", "IB11LE501", "IB11LP500", "IB11LP501", "IB11LP502", "IB11LP503", "IB11LP504", "IB11LP505", "IB12CA500", "IB12CA501", "IB12CA502", "IB12CB500", "IB12CD500", "IB12CE500", "IB12CF500", "IB12ID500", "IB12ID501", "IB12ID502", "IB12ID503", "IB12IG500", "IB12IG501", "IB12IG502", "IB12IG503", "IB12IG504", "IB12IG505", "IB12IS500", "IB12IS501", "IB12IS502", "IB12IS503", "IB12IS504", "IB12IS505", "IB12IS506", "IB12IS507", "IB12LB500", "IB12LB501", "IB12LB502", "IB12LB503", "IB12LB504", "IB12LB505", "IB12LB506", "IB12LB508", "IB12LB509", "IB12LB510", "IB12LP500", "IB12LP502", "IB12LP503", "IB12LP504", "IB12LP505", "IB12LP506", "IB12TF500", "IB14CA500", "IB14CB500", "IB14CC500", "IB14CE500", "IB14CF500", "IB14ID500", "IB14ID501", "IB14IG000", "IB14IG500", "IB14IS500", "IB14IS501", "IB14LB500", "IB14LB501", "IB14LB502", "IB14LB503", "IB14LB504", "IB14LB505", "IB14LB506", "IB14LB507", "IB14LB508", "IB14LB509", "IB14LB510", "IB14LB511", "IB14LB512", "IB14LB513", "IB14LB514", "IB14LB515", "IB14LB516", "IB14LE500", "IB14LP500", "IB14LP503", "IB14TC000", "IB14TC001", "IB14TF500", "IB15CA500", "IB15CA501", "IB15CB500", "IB15CB501", "IB15CD500", "IB15CD501", "IB15CE500", "IB15CE501", "IB15CF500", "IB15CF501", "IB15LB500", "IB15LB501", "IB16CA500", "IB16LB500", "IB16LB501", "IB16LB502", "IB16LP500", "IB16LP501", "IB16LP502", "IB16TC000", "IB16TF500", "IB17CF000", "IB17LB000", "IB17LB001", "IB17LB002", "IB17LB003", "IB17LB004", "IB17LB005", "IB17LB006", "IB17LB007", "IB17LB008", "IB17LB009", "IB17LB010", "IB17LB011", "IB17LE000", "IB17LP000", "IB17MF000", "IB17TC000", "IB17TF000", "IB18CA500", "IB18CA501", "IB18CB500", "IB18CD500", "IB18CE500", "IB18CF500", "IB18IG500", "IB18LB500", "IB18LB501", "IB18LB502", "IB18LB503", "IB18LB504", "IB18LB505", "IB18LE000", "IB18LE501", "IB18LH500", "IB18LP500", "IB18LP501", "IB18LP502", "IB18LP503", "IB18LP504", "IB18LP505", "IB18TF500", "IB21CA000", "IB21CA001", "IB21CB000", "IB21CD000", "IB21CD001", "IB21CE000", "IB21CF000", "IB21IG000", "IB21LB000", "IB21LB001", "IB21LB002", "IB21LB003", "IB21LB004", "IB21LB005", "IB21LE000", "IB21LE001", "IB21LH000", "IB21LP000", "IB21LP001", "IB21LP002", "IB21LP003", "IB21LP004", "IB21LP005", "IB21LR000", "IB21LR001", "IB21LR002", "IB21LR003", "IB21LR004", "IB21LR005", "IB21LR006", "IB21LR007", "IB21LR008", "IB21LR009", "IB21LR010", "IB21LR011", "IB21TC000", "IB21TC003", "IB21TF000", "IB22LB000", "IB22LB001", "IB22LB002", "IB22LB003", "IB22LB004", "IB22LB005", "IB22LB006", "IB22LB007", "IB22LB008", "IB22LB009", "IB22LE000", "IB22LH000", "IB22LH001", "IB22LH002", "IB22LP000", "IB22LP001", "IB22LP002", "IB22LP003", "IB22LP004", "IB22LR000", "IB22LR001", "IB22PL000", "IB22TF000", "IB25CB000", "IB25CE000", "IB25CF000", "IB25LB000", "IB25TF000", "IB28CF000", "IB28LB000", "IB28LB001", "IB28LB002", "IB28LB003", "IB28LB004", "IB28LB005", "IB28LB006", "IB28LB007", "IB28LB008", "IB28LB009", "IB28LE000", "IB28LE001", "IB28LH000", "IB28LP000", "IB28LP001", "IB28LR000", "IB28PL000", "IB28TF000", "IG14IS500", "IG14IS501", "IN01CA000", "IN01CA001", "IN01CD000", "IN01CE000", "IN01LB000", "IN01LB001", "IN01LB002", "IN01LB003", "IN01LB004", "IN01LB005", "IN01LB006", "IN01LB007", "IN01LE000", "IN01LE001", "IN01LP000", "IN01LP001", "IN01LP002", "IN01LP003", "IN01LP004", "IN01LP005", "IN01LP006", "IN01LP007", "IN01LR000", "IN01LR001", "IN01LR002", "IN01LR003", "IN01LS000", "IN01LS001", "IN01LS002", "IN01LS003", "IN01LS004", "IN01LS005", "IN01LS006", "IN01LS007", "IN01MH000", "IN01MH001", "IN01MH002", "IN01MH003", "IN01MH004", "IN01MH005", "IN01MH006", "IN01MH007", "IN01MH008", "IN01MH009", "IN01MH010", "IN01MH011", "IN01PA000", "IN01PA001", "IN01PA002", "IN01TC000", "IN01TC001", "IN01TF000", "IN02CD000", "IN02TC000", "IN02TC001", "MC00LB000", "MC00TF000", "MF00TC000", "MF00TC001", "MP00CA000", "MP00CA001", "MP00CA002", "MP00CA500", "MP00CA501", "MP00CB000", "MP00CB001", "MP00CD000", "MP00CD001", "MP00CD500", "MP00CD501", "MP00CE000", "MP00LB000", "MP00LB001", "MP00LB500", "MP00LB501", "MP00TC000", "MP01CE000", "MP01LB000", "MP01LE000", "MP01LP000", "MP01TF000", "MS00CA500", "MS00CB500", "MS00CE500", "MS00CG500", "MS00LB500", "MS00LB501", "MS02CA000", "MS02CF000", "MS03LB000", "MS03LP000", "MS03TF000", "MS04CA000", "MS04CF000", "NC00CD500", "NC00CE500", "NC00LB500", "NC00LB501", "NC02CA500", "NC02CB500", "NC02CD500", "NC02CE500", "NC02LB500", "NC02LB502", "NC04CA000", "NC04CA001", "NC04CB000", "NC04CD000", "NC04CE000", "NC04CF000", "NC04LB000", "NC04LB001", "NC04LB002", "NC04LE000", "NC04LP000", "NC04TF000", "NS00PL000", "NS00PL001", "NS00PL002", "NS00PL010", "NS00PL011", "NS00PL012", "NS00PL013", "NS00PL014", "NS00PL015", "NS00PL016", "NS00PL017", "NS99ML000", "NS99PR000", "NS99PT000", "NS99TE000", "NS99TM000", "OK00CA001", "OK00CA500", "OK00IG500", "OK00LB000", "OK00LB001", "OK00LB500", "OK00LB501", "OS00CA500", "OS00CB500", "OS00CD500", "OS00CE500", "OS00CG500", "OS00IG500", "OS00IG501", "OS00LB500", "OS01CA500", "OS01CB500", "OS01CE500", "OS01CE501", "OS01CG500", "OS01IG500", "OS01IG501", "OS01LB500", "SE01CA500", "SE01CA501", "SE01CA502", "SE01CA503", "SE01CA504", "SE01CB500", "SE01CB501", "SE01CD500", "SE01CE500", "SE01CF500", "SE01IG500", "SE01IG501", "SE01IG502", "SE01IG503", "SE01IG504", "SE01IG505", "SE01IG506", "SE01IG507", "SE01IS500", "SE01IS501", "SE01IS502", "SE01IS503", "SE01IS504", "SE01IS505", "SE01LB000", "SE01LB001", "SE01LB002", "SE01LB003", "SE01LB004", "SE01LB005", "SE01LB500", "SE01LB501", "SE01LB502", "SE01LB503", "SE01LB504", "SE01LB505", "SE01LP500", "SE01LP501", "SE01LP502", "SE01LP503", "SE01LP504", "SE01LP505", "SE04TC000", "SE04TC001", "SE04TC002", "SE05CA001", "SE05CD001", "SE05LB005", "SE05LB006", "SE05LB007", "SE05LB008", "SE05LB009", "SE05LE001", "SE05LP002", "SE05LP003", "SE05TC000", "SE05TC001", "SE06CA500", "SE06CE500", "SE06CF500", "SE06LB500", "SE06LB501", "SE06TF500", "SE10CA500", "SE10CA501", "SE10CA502", "SE10CA503", "SE10CA504", "SE10CA505", "SE10CA506", "SE10CB501", "SE10CB502", "SE10CB503", "SE10CD500", "SE10CE500", "SE10CF000", "SE10CF500", "SE10IG500", "SE10IG501", "SE10IG502", "SE10IG503", "SE10IG504", "SE10IG505", "SE10IS500", "SE10IS501", "SE10IS502", "SE10IS503", "SE10IS504", "SE10IS505", "SE10LB500", "SE10LB501", "SE10LB502", "SE10LB503", "SE10LB504", "SE10LB505", "SE10LE501", "SE10LE504", "SE10LP500", "SE10LP501", "SE10LP502", "SE10LP503", "SE10LP505", "SE12CA000", "SE12CA001", "SE12CA500", "SE12CA501", "SE12CA502", "SE12CA503", "SE12CB000", "SE12CB001", "SE12CB500", "SE12CB501", "SE12CB502", "SE12CD000", "SE12CD001", "SE12CD500", "SE12CE000", "SE12CE500", "SE12CF000", "SE12CF500", "SE12ID500", "SE12ID501", "SE12ID502", "SE12ID503", "SE12IG000", "SE12IG001", "SE12IG002", "SE12IG003", "SE12IG004", "SE12IG005", "SE12IG500", "SE12IG501", "SE12IG502", "SE12IG503", "SE12IG504", "SE12IG505", "SE12IS500", "SE12IS501", "SE12IS502", "SE12IS503", "SE12IS504", "SE12IS505", "SE12IS506", "SE12IS507", "SE12LB000", "SE12LB001", "SE12LB002", "SE12LB003", "SE12LB004", "SE12LB005", "SE12LB500", "SE12LB501", "SE12LB502", "SE12LB503", "SE12LB504", "SE12LB505", "SE12LP000", "SE12LP001", "SE12LP002", "SE12LP003", "SE12LP004", "SE12LP005", "SE12LP500", "SE12LP501", "SE12LP502", "SE12LP503", "SE12LP504", "SE12LP505", "SE12LS000", "SE12LS001", "SE12LS002", "SE12LS003", "SE12LS004", "SE12LS005", "SE12TC000", "SE12TF000", "SE12TF500", "SE18CA000", "SE18CA001", "SE18CA500", "SE18CA501", "SE18CB000", "SE18CB500", "SE18CD000", "SE18CD001", "SE18CD500", "SE18CD501", "SE18CE000", "SE18CE500", "SE18CF000", "SE18CF500", "SE18IG500", "SE18LB500", "SE18LB501", "SE18LB502", "SE18LB503", "SE18LB504", "SE18LB505", "SE18LE500", "SE18LE501", "SE18LH500", "SE18LP500", "SE18LP501", "SE18LP502", "SE18LP503", "SE18LP504", "SE18LP505", "SE18MX000", "SE18TF500", "SE21CA000", "SE21CA001", "SE21CA002", "SE21CB000", "SE21CB001", "SE21CD000", "SE21CD001", "SE21CD002", "SE21CE000", "SE21CE001", "SE21CF000", "SE21IG000", "SE21LB000", "SE21LB001", "SE21LB002", "SE21LB003", "SE21LB004", "SE21LB005", "SE21LB007", "SE21LB009", "SE21LE000", "SE21LE001", "SE21LH000", "SE21LP000", "SE21LP001", "SE21LP002", "SE21LP003", "SE21LP004", "SE21LP005", "SE21LP007", "SE21LP009", "SE21LR000", "SE21LR001", "SE21LR002", "SE21LR003", "SE21LR004", "SE21LR005", "SE21LR006", "SE21LR007", "SE21LR008", "SE21LR009", "SE21LR010", "SE21LR011", "SE21MX000", "SE21TC000", "SE21TC001", "SE21TC003", "SE21TC004", "SE21TC005", "SE21TF000", "SE23CA000", "SE23CA001", "SE23CA002", "SE23CB000", "SE23CD000", "SE23CD001", "SE23CE000", "SE23CE001", "SE23CF000", "SE23IG000", "SE23IG001", "SE23LB000", "SE23LB001", "SE23LB002", "SE23LB003", "SE23LB004", "SE23LB005", "SE23LB006", "SE23LB007", "SE23LB008", "SE23LB009", "SE23LB010", "SE23LB011", "SE23LB012", "SE23LB013", "SE23LE000", "SE23LE001", "SE23LP000", "SE23LP001", "SE23LP002", "SE23LP003", "SE23LP004", "SE23LP005", "SE23LP006", "SE23LP007", "SE23LP008", "SE23LP009", "SE23LP010", "SE23LP011", "SE23LR000", "SE23LR001", "SE23LR002", "SE23LR003", "SE23LR004", "SE23LR005", "SE23LR006", "SE23LR007", "SE23LR008", "SE23LR009", "SE23LR010", "SE23LR011", "SE23LS000", "SE23MX000", "SE23PL000", "SE23TC000", "SE23TC001", "SE23TC002", "SE23TC003", "SE23TF000", "SE25LH000", "SE25LH001", "SE25LH002", "SE25LH003", "SE25LH004", "SE25LS000", "SE25LS001", "SE25LS002", "SE25LS003", "SE25LS004", "SE25LS005", "SE25LS006", "SE25LS007", "SE25LS008", "SE25LS009", "SE25TC000", "SE25TC001", "SE25TC002", "SE25TF000", "SE26CA000", "SE26CA001", "SE26CB000", "SE26CD000", "SE26CE000", "SE26CF000", "SE26IG000", "SE26LB000", "SE26LB001", "SE26LB002", "SE26LB003", "SE26LB004", "SE26LB005", "SE26LB006", "SE26LB007", "SE26LB008", "SE26LB009", "SE26LB010", "SE26LB011", "SE26LB012", "SE26LB013", "SE26LB014", "SE26LE000", "SE26LE001", "SE26LE002", "SE26LP000", "SE26LP001", "SE26LP002", "SE26LP003", "SE26LP004", "SE26LP005", "SE26LP006", "SE26LP007", "SE26LP008", "SE26LP009", "SE26LP010", "SE26LP011", "SE26LP012", "SE26LR000", "SE26LR001", "SE26LR002", "SE26LR003", "SE26LR004", "SE26LS000", "SE26PL000", "SE26TC000", "SE26TF000", "SE28CA000", "SE28CA001", "SE28CB000", "SE28CD000", "SE28CD001", "SE28CE000", "SE28CF000", "SE28IG000", "SE28LB000", "SE28LB001", "SE28LB002", "SE28LB003", "SE28LB004", "SE28LB005", "SE28LB006", "SE28LB007", "SE28LB008", "SE28LB009", "SE28LB010", "SE28LB011", "SE28LB012", "SE28LB013", "SE28LB014", "SE28LE000", "SE28LE001", "SE28LE002", "SE28LE003", "SE28LE004", "SE28LE005", "SE28LH000", "SE28LH001", "SE28LH002", "SE28LH003", "SE28LH004", "SE28LP000", "SE28LP001", "SE28LP002", "SE28LP003", "SE28LP004", "SE28LP005", "SE28LP006", "SE28LP007", "SE28LP008", "SE28LP009", "SE28LP010", "SE28LP011", "SE28LP012", "SE28LR000", "SE28LR001", "SE28LR002", "SE28LR003", "SE28LR004", "SE28LR005", "SE28LS000", "SE28LS001", "SE28LS002", "SE28LS003", "SE28LS004", "SE28LS005", "SE28LS006", "SE28LS007", "SE28LS008", "SE28LS009", "SE28LS010", "SE28LS011", "SE28MA000", "SE28MX000", "SE28PL000", "SE28TC000", "SE28TC001", "SE28TC002", "SE28TC003", "SE28TC004", "SE28TF000", "SE29CA000", "SE29CA001", "SE29CB000", "SE29CD000", "SE29CE000", "SE29CF000", "SE29IG000", "SE29LB000", "SE29LB001", "SE29LB002", "SE29LB003", "SE29LB004", "SE29LB005", "SE29LB006", "SE29LB007", "SE29LB008", "SE29LB009", "SE29LB010", "SE29LB011", "SE29LB012", "SE29LB013", "SE29LB014", "SE29LB015", "SE29LB016", "SE29LB017", "SE29LB018", "SE29LB019", "SE29LE000", "SE29LE001", "SE29LE002", "SE29LE003", "SE29LE004", "SE29LE005", "SE29LE006", "SE29LE007", "SE29LE008", "SE29LE009", "SE29LE010", "SE29LE011", "SE29LE012", "SE29LE013", "SE29LE014", "SE29LE015", "SE29LE016", "SE29LH000", "SE29LH001", "SE29LH002", "SE29LH003", "SE29LH004", "SE29LH006", "SE29LH007", "SE29LH008", "SE29LH009", "SE29LH010", "SE29LH011", "SE29LH012", "SE29LH013", "SE29LH014", "SE29LH015", "SE29LH016", "SE29LH017", "SE29LP000", "SE29LP001", "SE29LP002", "SE29LP003", "SE29LP004", "SE29LP005", "SE29LP006", "SE29LP007", "SE29LP008", "SE29LP009", "SE29LP010", "SE29LP011", "SE29LP012", "SE29LP013", "SE29LP014", "SE29LP015", "SE29LP016", "SE29LP017", "SE29LP018", "SE29LP019", "SE29LR000", "SE29LR001", "SE29LR002", "SE29LR003", "SE29LR004", "SE29LR005", "SE29LR006", "SE29LR007", "SE29LR008", "SE29LS000", "SE29LS001", "SE29LS002", "SE29LS003", "SE29LS004", "SE29LS005", "SE29LS006", "SE29LS007", "SE29LS008", "SE29LS009", "SE29LS010", "SE29LS011", "SE29LS012", "SE29LS013", "SE29LS014", "SE29LS015", "SE29LS016", "SE29LS017", "SE29LS018", "SE29LS019", "SE29LS020", "SE29LS021", "SE29LS022", "SE29LS023", "SE29LS024", "SE29LS025", "SE29LS026", "SE29LS027", "SE29LS028", "SE29LS029", "SE29LS030", "SE29LS031", "SE29LS032", "SE29LS033", "SE29LS034", "SE29LS035", "SE29LS036", "SE29LS037", "SE29LS038", "SE29LS039", "SE29LS040", "SE29LS041", "SE29LS042", "SE29LS043", "SE29LS044", "SE29LS045", "SE29LS046", "SE29LS047", "SE29LS048", "SE29LS049", "SE29LS050", "SE29LS051", "SE29LS052", "SE29LS053", "SE29LS054", "SE29LS055", "SE29LS056", "SE29LS057", "SE29LS058", "SE29LS059", "SE29LS060", "SE29LS061", "SE29LS062", "SE29LS063", "SE29LS064", "SE29LS065", "SE29LS066", "SE29LS067", "SE29LS068", "SE29LS069", "SE29LS070", "SE29LS071", "SE29LS072", "SE29LS073", "SE29LS074", "SE29LS075", "SE29LS076", "SE29MA000", "SE29ME000", "SE29MX000", "SE29PL000", "SE29TC000", "SE29TF000", "SE30CA000", "SE30IC000", "SE30LB000", "SE30LB001", "SE30LB002", "SE30LB003", "SE30LB004", "SE30LB005", "SE30LB006", "SE30LB007", "SE30LB008", "SE30LE000", "SE30LP000", "SE30LP001", "SE30LP002", "SE30LP003", "SE30LP004", "SE30LP005", "SE30LP006", "SE30LP007", "SE30MH000", "SE30MK000", "SE30PA000", "SE30PA001", "SE30PL000", "SE30TC000", "SE30TC001", "SE30TF000", "SE35CA000", "SE35CA001", "SE35CD000", "SE35CE000", "SE35CF000", "SE35IG000", "SE35LB000", "SE35LB001", "SE35LB002", "SE35LB003", "SE35LB004", "SE35LB005", "SE35LB006", "SE35LB007", "SE35LB008", "SE35LB009", "SE35LB010", "SE35LB011", "SE35LB012", "SE35LB013", "SE35LE000", "SE35LE001", "SE35LE002", "SE35LE003", "SE35LE004", "SE35LE005", "SE35LE006", "SE35LE007", "SE35LE008", "SE35LE009", "SE35LE010", "SE35LE011", "SE35LH000", "SE35LH001", "SE35LH002", "SE35LH003", "SE35LH004", "SE35LH005", "SE35LH006", "SE35LH007", "SE35LH008", "SE35LH009", "SE35LH010", "SE35LH011", "SE35LP000", "SE35LP001", "SE35LP002", "SE35LP003", "SE35LP004", "SE35LP005", "SE35LP006", "SE35LP007", "SE35LP008", "SE35LP009", "SE35LP010", "SE35LP011", "SE35LP012", "SE35LP013", "SE35LR000", "SE35LR001", "SE35LR002", "SE35LR003", "SE35LR004", "SE35LR005", "SE35LS000", "SE35LS001", "SE35LS002", "SE35LS003", "SE35LS004", "SE35LS005", "SE35LS006", "SE35LS007", "SE35LS008", "SE35LS009", "SE35LS010", "SE35LS011", "SE35LS012", "SE35LS013", "SE35LS014", "SE35LS015", "SE35LS016", "SE35LS017", "SE35LS018", "SE35LS019", "SE35LS020", "SE35LS021", "SE35LS022", "SE35LS023", "SE35LS024", "SE35LS025", "SE35LS026", "SE35LS027", "SE35LS028", "SE35LS029", "SE35LS030", "SE35LS031", "SE35LS032", "SE35LS033", "SE35LS034", "SE35LS035", "SE35LS036", "SE35LS037", "SE35MH000", "SE35MH001", "SE35MX000", "SE35PA000", "SE35PA001", "SE35TC000", "SE35TF000", "SE38CA000", "SE38CA001", "SE38CD000", "SE38CE000", "SE38CF000", "SE38IG000", "SE38LB000", "SE38LB001", "SE38LB002", "SE38LB003", "SE38LB004", "SE38LB005", "SE38LE000", "SE38LE001", "SE38LE002", "SE38LE003", "SE38LE004", "SE38LE005", "SE38LH000", "SE38LH001", "SE38LH002", "SE38LH003", "SE38LH004", "SE38LH005", "SE38LP000", "SE38LP001", "SE38LP002", "SE38LP003", "SE38LP004", "SE38LP005", "SE38LR000", "SE38LR001", "SE38LR002", "SE38MH000", "SE38MH001", "SE38MH002", "SE38MH003", "SE38MH004", "SE38MH005", "SE38TC000", "SE38TF000", "SE40CA000", "SE40CA001", "SE40CA002", "SE40CB000", "SE40CC000", "SE40CD000", "SE40CD001", "SE40CD002", "SE40CE000", "SE40CF000", "SE40IG000", "SE40IG001", "SE40LB000", "SE40LB001", "SE40LB002", "SE40LB003", "SE40LB004", "SE40LB005", "SE40LB006", "SE40LB007", "SE40LB008", "SE40LB009", "SE40LB010", "SE40LB011", "SE40LE000", "SE40LE001", "SE40LE002", "SE40LE003", "SE40LE004", "SE40LE005", "SE40LE006", "SE40LE007", "SE40LE008", "SE40LE009", "SE40LE010", "SE40LE011", "SE40LP000", "SE40LP001", "SE40LP002", "SE40LP003", "SE40LP004", "SE40LP005", "SE40LP006", "SE40LP007", "SE40LP008", "SE40LP009", "SE40LP010", "SE40LP011", "SE40LR000", "SE40LR001", "SE40LR002", "SE40LR003", "SE40LR004", "SE40LR005", "SE40MX000", "SE40TF000", "SI00CA500", "SI00CB500", "SI00CD500", "SI00CE500", "SI00CG500", "SI00IG500", "SI00IG501", "SI00LB500", "SI00LB501", "SI00LB502", "SI01CA500", "SI01CA501", "SI01CB500", "SI01CD500", "SI01CE500", "SI01CG500", "SI01IG500", "SI01LB500", "SI02CA500", "SI02CB500", "SI02CD500", "SI02CE500", "SI02LB500", "SI02LB501", "SI02LB502", "SI02LB503", "SI02LP502", "SI02TF500", "SI03LB000", "SI03TF000", "SI04LB000", "SI04TF000", "SI05CA000", "SI05CD000", "SI05CF000", "SI05IG000", "SI05LB000", "SI05LB001", "SI05TC000", "SI05TF000", "SI06CA000", "SI06CA002", "SI06CB000", "SI06CD000", "SI06CF000", "SI06IG000", "SI06LB000", "SI06LB001", "SI06LB002", "SI06TC000", "SI06TF000", "SM00CA500", "SM00CB500", "SM00CD500", "SM00CE500", "SM00CG500", "SM00LB500", "SM00LB501", "SM00LS000", "SM00TF000", "SM00TF001", "SM01CA500", "SM01CB500", "SM01CD500", "SM01CE500", "SM01CG500", "SM01LB500", "SM02CA500", "SM02CB500", "SM02CD500", "SM02CE500", "SM02CG500", "SM02LB000", "SM02LB001", "SM02LB500", "SM02LB501", "SM02LB502", "SM02LB503", "SM02LB504", "SM02LP504", "SM02LP505", "SM02TF000", "SM02TF001", "SM02TF500", "SM02TF501", "SM03LB500", "SM04CA500", "SM04CB500", "SM04CD500", "SM04CE500", "SM04CF500", "SM04CG500", "SM04LB500", "SM04LB501", "SM04LB502", "SM04LB503", "SM04TF000", "SM05CA500", "SM05CB500", "SM05CD000", "SM05CD500", "SM05CE500", "SM05CF500", "SM05LB000", "SM05LB500", "SM05LB501", "SM05LB502", "SM05LP500", "SM05LP501", "SM05LP502", "SM05MA000", "SM05MA001", "SM05MA002", "SM05ME000", "SM05TC000", "SM05TF000", "SM06CA501", "SM06CB501", "SM06CD501", "SM06CE501", "SM06CG501", "SM06LB500", "SM06LB501", "SM06LB502", "SM06LB503", "SM06TF500", "SM07LB000", "SM07TF000", "SM08CA000", "SM08CB000", "SM08CD000", "SM08CE000", "SM08CF000", "SM08LB000", "SM08LB001", "SM08LB002", "SM08LB003", "SM08LB004", "SM08LB005", "SM08LE000", "SM08LE001", "SM08LP000", "SM08LP001", "SM08LP002", "SM08LP003", "SM08MX000", "SM08PS000", "SM08TC000", "SM08TF000", "SM09CA000", "SM09CB000", "SM09CD000", "SM09CE000", "SM09CF000", "SM09LB000", "SM09LB001", "SM09LB002", "SM09LB003", "SM09LB004", "SM09LB005", "SM09LB006", "SM09LB007", "SM09LB008", "SM09LB009", "SM09LB010", "SM09LB011", "SM09LB012", "SM09LE000", "SM09LE001", "SM09LH000", "SM09LH001", "SM09LH002", "SM09LH003", "SM09LH004", "SM09LH005", "SM09LH006", "SM09LP000", "SM09LP001", "SM09LP002", "SM09LP003", "SM09LS000", "SM09LS001", "SM09LS002", "SM09LS003", "SM09LS004", "SM09LS005", "SM09LS006", "SM09MA000", "SM09MH000", "SM09MH001", "SM09MX000", "SM09PA000", "SM09PL000", "SM09PS000", "SM09TC000", "SM09TC001", "SM09TC002", "SM09TC003", "SM09TF000", "SM09TF001", "SM10LB000", "SM10LB001", "SM10TF000", "SM11CA000", "SM11CB000", "SM11CD000", "SM11CE000", "SM11CG000", "SM11LB000", "SM11LB001", "SM11TF000", "SM12CA000", "SM12CB000", "SM12CD000", "SM12CE000", "SM12CF000", "SM12LB000", "SM12LB001", "SM12LB002", "SM12LB003", "SM12LB004", "SM12LB005", "SM12LE000", "SM12LE001", "SM12LP000", "SM12LP001", "SM12LP002", "SM12LP003", "SM12PS000", "SM12TF000", "SM13CA000", "SM13CB000", "SM13CD000", "SM13CE000", "SM13CF000", "SM13IG000", "SM13LB000", "SM13LB001", "SM13LB002", "SM13LB003", "SM13LB004", "SM13LB005", "SM13LB006", "SM13LB007", "SM13LB008", "SM13LB009", "SM13LB010", "SM13LB011", "SM13LB012", "SM13LB013", "SM13LB014", "SM13LE000", "SM13LE001", "SM13LE011", "SM13LH000", "SM13LH001", "SM13LH002", "SM13LH003", "SM13LH004", "SM13LH005", "SM13LH006", "SM13LH007", "SM13LH008", "SM13LH009", "SM13LP000", "SM13LP001", "SM13LP002", "SM13LP003", "SM13LP004", "SM13LP005", "SM13LP006", "SM13LP007", "SM13LP008", "SM13MH000", "SM13MH001", "SM13MH002", "SM13MH003", "SM13MH004", "SM13MH005", "SM13PA000", "SM13PA001", "SM13PL000", "SM13TC000", "SM13TC001", "SM13TC002", "SM13TC003", "SM13TC004", "SM13TC005", "SM13TC006", "SM13TF000", "SM14CA000", "SM14CA001", "SM14CB000", "SM14CD000", "SM14CD001", "SM14CD002", "SM14CE000", "SM14CE001", "SM14CF000", "SM14IG000", "SM14LB000", "SM14LB001", "SM14LB002", "SM14LB003", "SM14LB004", "SM14LB005", "SM14LB006", "SM14LB007", "SM14LB008", "SM14LB009", "SM14LB010", "SM14LB011", "SM14LB012", "SM14LB013", "SM14LB014", "SM14LB015", "SM14LB016", "SM14LB017", "SM14LB018", "SM14LB019", "SM14LB020", "SM14LB021", "SM14LB022", "SM14LB023", "SM14LB024", "SM14LB025", "SM14LB026", "SM14LB027", "SM14LB028", "SM14LB029", "SM14LB030", "SM14LB031", "SM14LB032", "SM14LB033", "SM14LB034", "SM14LB035", "SM14LB036", "SM14LB037", "SM14LB038", "SM14LB039", "SM14LB040", "SM14LE000", "SM14LE001", "SM14LE002", "SM14LE003", "SM14LE004", "SM14LE005", "SM14LE006", "SM14LH000", "SM14LH001", "SM14LH002", "SM14LH003", "SM14LH004", "SM14LH005", "SM14LH006", "SM14LH007", "SM14LH008", "SM14LH009", "SM14LH010", "SM14LH011", "SM14LH012", "SM14LH013", "SM14LH014", "SM14LH015", "SM14LH016", "SM14LH017", "SM14LH018", "SM14LP000", "SM14LP001", "SM14LP002", "SM14LP003", "SM14LP004", "SM14LP005", "SM14LP006", "SM14LP007", "SM14LP008", "SM14LP009", "SM14LP010", "SM14LP011", "SM14LP012", "SM14LP013", "SM14LP014", "SM14LP015", "SM14LP016", "SM14LP017", "SM14LP018", "SM14LP019", "SM14LP020", "SM14LP021", "SM14LP022", "SM14LP023", "SM14LP024", "SM14LP025", "SM14LP026", "SM14LP027", "SM14LP028", "SM14LP029", "SM14LP030", "SM14LR000", "SM14LR001", "SM14LR002", "SM14LR003", "SM14LR004", "SM14LR005", "SM14MA000", "SM14MA001", "SM14MB000", "SM14MD000", "SM14MD001", "SM14MD002", "SM14ME000", "SM14ME001", "SM14MF000", "SM14MH000", "SM14MH001", "SM14MH002", "SM14MH003", "SM14MH004", "SM14MH005", "SM14MH006", "SM14MH007", "SM14PA000", "SM14PA001", "SM14TC000", "SM14TC001", "SM14TC002", "SM14TC003", "SM14TC004", "SM14TC005", "SM14TC006", "SM14TC007", "SM14TC008", "SM14TF000", "SM15CA000", "SM15CA001", "SM15CB000", "SM15CD000", "SM15CE000", "SM15CF000", "SM15IG000", "SM15LB000", "SM15LB001", "SM15LB002", "SM15LB003", "SM15LB004", "SM15LB005", "SM15LB006", "SM15LB007", "SM15LB008", "SM15LB009", "SM15LB010", "SM15LB011", "SM15LB012", "SM15LB013", "SM15LB014", "SM15LB015", "SM15LB016", "SM15LB017", "SM15LB018", "SM15LB019", "SM15LB020", "SM15LB021", "SM15LB022", "SM15LB023", "SM15LB024", "SM15LB025", "SM15LB026", "SM15LE000", "SM15LE001", "SM15LE002", "SM15LH000", "SM15LH001", "SM15LH002", "SM15LH003", "SM15LH004", "SM15LH005", "SM15LH006", "SM15LH007", "SM15LH008", "SM15LH009", "SM15LH010", "SM15LH011", "SM15LH012", "SM15LH013", "SM15LH014", "SM15LH015", "SM15LH016", "SM15LH017", "SM15LH018", "SM15LH019", "SM15LH020", "SM15LH021", "SM15LH022", "SM15LH023", "SM15LH024", "SM15LH025", "SM15LH026", "SM15LP000", "SM15LP001", "SM15LP002", "SM15LP003", "SM15LP004", "SM15LP005", "SM15LP006", "SM15LP007", "SM15LP008", "SM15LP009", "SM15LP010", "SM15LP011", "SM15MB000", "SM15ME000", "SM15MH000", "SM15MH001", "SM15MH002", "SM15MH003", "SM15PA000", "SM15PA001", "SM15PA002", "SM15PA003", "SM15TC000", "SM15TC001", "SM15TC002", "SM15TC003", "SM15TC004", "SM15TF000", "SM16TC000", "SM16TC001", "SM16TC002", "SM17LB000", "SM18CA000", "SM18CA001", "SM18CB000", "SM18CC000", "SM18CD000", "SM18CD001", "SM18CE000", "SM18CF000", "SM18PL000", "SM18TC000", "SM18TC001", "SM19PL000", "TF00LB000", "TF00TC000", "TF00TF000", "TS00CA500", "TS00CA501", "TS00CB500", "TS00CB501", "TS00CE500", "TS00CF000", "TS00CG000", "TS00IG500", "TS00IG501", "TS00LB500", "TS00MF000", "TS01CA500", "TS01CG500", "TS01LB500", "TS02CA000", "TS02CA500", "TS02CA501", "TS02CA502", "TS02CA503", "TS02CB500", "TS02CB501", "TS02CD500", "TS02CE500", "TS02CF000", "TS02CG500", "TS02IG500", "TS02IG501", "TS02IG502", "TS02IG503", "TS02IG504", "TS02IG505", "TS02IG506", "TS02LB000", "TS02LB001", "TS02LB500", "TS02LB501", "TS02LP000", "TS02LP001", "TS02LS000", "TS02LS001", "TS02MD000", "TS02TF000", "TS03CA500", "TS03CB500", "TS03CG500", "TS03IG500", "TS03LB500", "TS03LS000", "TS04CA500", "TS04CB500", "TS04LB500", "TS06CA500", "TS07CA500", "TS07CD500", "TS08LB500", "TS09CA500", "TS09CD500", "TS10CA500", "TS10CB500", "TS10CD500", "TS10CE500", "TS10CG500", "TS10IG500", "TS10LB500", "TS11CA500", "TS11CB500", "TS11CD500", "TS11CE500", "TS11CG500", "TS11IG500", "TS11LB500", "TS12CA500", "TS12CA501", "TS12CA502", "TS12CB500", "TS12CB501", "TS12CD000", "TS12CD500", "TS12CD501", "TS12CE000", "TS12CE500", "TS12CE501", "TS12CF000", "TS12CG500", "TS12CG501", "TS12ID000", "TS12ID001", "TS12ID002", "TS12ID003", "TS12ID004", "TS12ID005", "TS12ID006", "TS12ID007", "TS12ID008", "TS12ID009", "TS12ID500", "TS12ID501", "TS12IG500", "TS12IG501", "TS12IG502", "TS12IG503", "TS12IG504", "TS12IG505", "TS12IG506", "TS12IG507", "TS12IG508", "TS12IG509", "TS12IG510", "TS12IG511", "TS12IG700", "TS12IS500", "TS12LB000", "TS12LB001", "TS12LB002", "TS12LB500", "TS12LB501", "TS12LB502", "TS12LP001", "TS12LP501", "TS12LS000", "TS12LS001", "TS14CA500", "TS14CB500", "TS14CD500", "TS14CE500", "TS14CG500", "TS14IG500", "TS14IG501", "TS14IG502", "TS14LB000", "TS14LB500", "TS14LS000", "TS14MA000", "TS14MD000", "TS14ME000", "TS15CA000", "TS15CA500", "TS15CA501", "TS15CA502", "TS15CB500", "TS15CD500", "TS15CD501", "TS15CE000", "TS15CE500", "TS15CE501", "TS15CF000", "TS15ID000", "TS15ID001", "TS15ID002", "TS15ID003", "TS15ID004", "TS15ID005", "TS15ID006", "TS15ID007", "TS15ID008", "TS15ID009", "TS15ID500", "TS15ID501", "TS15ID502", "TS15ID503", "TS15IG500", "TS15IG501", "TS15IG502", "TS15IS500", "TS15IS501", "TS15LB000", "TS15LB500", "TS15LB501", "TS15LS000", "TS16CA500", "TS16CA501", "TS16CB500", "TS16CB501", "TS16CD500", "TS16CE500", "TS16LB500", "TS16LB501", "TS17CA500", "TS17CA501", "TS17CB500", "TS17CD500", "TS17CE500", "TS17CG500", "TS17ID500", "TS17LB500", "TS17LB501", "TS17LB502", "TS17LB503", "TS17TF000", "TS18LB500", "TS18LB501", "TS18LB502", "TS18LB503", "TS19CA500", "TS19CA501", "TS19CB500", "TS19CB501", "TS19CD500", "TS19CE000", "TS19CE500", "TS19CE501", "TS19CG500", "TS19ID000", "TS19ID001", "TS19ID002", "TS19ID003", "TS19ID004", "TS19ID005", "TS19ID006", "TS19ID007", "TS19ID008", "TS19ID009", "TS19ID010", "TS19ID011", "TS19ID012", "TS19ID013", "TS19ID014", "TS19ID015", "TS19ID500", "TS19ID501", "TS19ID502", "TS19ID503", "TS19IG500", "TS19IG501", "TS19IG502", "TS19IG503", "TS19IG504", "TS19IP000", "TS19IP001", "TS19IP002", "TS19IP003", "TS19IP004", "TS19IP005", "TS19IP006", "TS19IP007", "TS19IP008", "TS19IP009", "TS19IP010", "TS19IS000", "TS19IS001", "TS19IS500", "TS19IS501", "TS19LB000", "TS19LB001", "TS19LB002", "TS19LB003", "TS19LB004", "TS19LB005", "TS19LB006", "TS19LB007", "TS19LB008", "TS19LB500", "TS19LB501", "TS19LB502", "TS19LB503", "TS19LB504", "TS19LB505", "TS19LP000", "TS19LP001", "TS19LP002", "TS19LP500", "TS19MH000", "TS19MH500", "TS19TF000", "TS20CA000", "TS20CB000", "TS20CD000", "TS20CE000", "TS20CE001", "TS20CG000", "TS20ID500", "TS20IG500", "TS20IP000", "TS20IP001", "TS20IP002", "TS20IP003", "TS20IP005", "TS20LB000", "TS20LB001", "TS20LB500", "TS20LB501", "TS20LP000", "TS21CA000", "TS21CD000", "TS21CE000", "TS21CE001", "TS21ID000", "TS21ID001", "TS21ID002", "TS21ID500", "TS21IG700", "TS21IS500", "TS21LB000", "TS21LB001", "TS21LB002", "TS21LB003", "TS21LB004", "TS21LP000", "TS21LP001", "TS21LP002", "TS21LP003", "TS21TF000", "TS22LB500", "TS22LB501", "TS22LB502", "TS23LB500", "TS23LB501", "TS24CA500", "TS24CA501", "TS24CB500", "TS24CD500", "TS24CD501", "TS24CE500", "TS24CE501", "TS24CF500", "TS24CF501", "TS24ID000", "TS24ID001", "TS24ID002", "TS24ID003", "TS24ID004", "TS24ID005", "TS24ID006", "TS24ID007", "TS24ID008", "TS24ID009", "TS24ID010", "TS24ID011", "TS24ID500", "TS24ID501", "TS24ID502", "TS24ID503", "TS24ID504", "TS24IG500", "TS24IG501", "TS24IG502", "TS24IG503", "TS24IG504", "TS24IP000", "TS24IP001", "TS24IP002", "TS24IP003", "TS24IP004", "TS24IP005", "TS24IP006", "TS24IP007", "TS24IP008", "TS24IS000", "TS24IS500", "TS24IS501", "TS24IS502", "TS24LB000", "TS24LB001", "TS24LB002", "TS24LB003", "TS24LB004", "TS24LB500", "TS24LB501", "TS24LB502", "TS24LP000", "TS24LP001", "TS24LP002", "TS24LP500", "TS24LP501", "TS24LP502", "TS24MF000", "TS24MH500", "TS24PS000", "TS24TF000", "TS25CA000", "TS25CA001", "TS25CA002", "TS25CB000", "TS25CB001", "TS25CD000", "TS25CD001", "TS25CE000", "TS25CE001", "TS25CF000", "TS25CF001", "TS25ID000", "TS25ID001", "TS25ID002", "TS25ID003", "TS25ID004", "TS25ID005", "TS25ID006", "TS25ID007", "TS25ID008", "TS25ID009", "TS25ID500", "TS25ID501", "TS25IG500", "TS25IG501", "TS25IG502", "TS25IG503", "TS25IG504", "TS25IG505", "TS25IG506", "TS25IG507", "TS25IG700", "TS25IP000", "TS25IP001", "TS25IP002", "TS25IP003", "TS25IP004", "TS25IP005", "TS25IS500", "TS25IS501", "TS25LB000", "TS25LB001", "TS25LB002", "TS25LB003", "TS25LB004", "TS25LB005", "TS25LB006", "TS25LB007", "TS25LB008", "TS25LB009", "TS25LB010", "TS25LB011", "TS25LB012", "TS25LB013", "TS25LB014", "TS25LB015", "TS25LB016", "TS25LB017", "TS25LB018", "TS25LB019", "TS25LB020", "TS25LB021", "TS25LB022", "TS25LB023", "TS25LB024", "TS25LB025", "TS25LE000", "TS25LE001", "TS25LE002", "TS25LE003", "TS25LE004", "TS25LE005", "TS25LP000", "TS25LP001", "TS25LP002", "TS25LP003", "TS25LP004", "TS25LP005", "TS25LP006", "TS25LP007", "TS25LP008", "TS25LP009", "TS25LP010", "TS25LP011", "TS25LP012", "TS25LP013", "TS25LP014", "TS25LP015", "TS25LP016", "TS25LP017", "TS25LP018", "TS25LP019", "TS25LP020", "TS25MH000", "TS25MH500", "TS25MX000", "TS25PS000", "TS25TC000", "TS25TF000", "TS26CA500", "TS26CA501", "TS26CB500", "TS26CB501", "TS26CD500", "TS26CE500", "TS26CE501", "TS26CF000", "TS26LB000", "TS26LB001", "TS26LB002", "TS26LB003", "TS26LB004", "TS26LB500", "TS26LP000", "TS26LP001", "TS26LP002", "TS26LP003", "TS26LP004", "TS26MF000", "TS26TC000", "TS27CA000", "TS27CA500", "TS27CB500", "TS27CD000", "TS27CD500", "TS27CE500", "TS27CF500", "TS27ID000", "TS27ID001", "TS27ID002", "TS27ID003", "TS27ID004", "TS27ID502", "TS27ID503", "TS27IG000", "TS27IG001", "TS27IG500", "TS27IG501", "TS27IS000", "TS27IS001", "TS27IS500", "TS27IT000", "TS27LB000", "TS27LB001", "TS27LB002", "TS27LB003", "TS27LB004", "TS27LB005", "TS27LB006", "TS27LB007", "TS27LB008", "TS27LB009", "TS27LB010", "TS27LB011", "TS27LB012", "TS27LB013", "TS27LB014", "TS27LB015", "TS27LB016", "TS27LB017", "TS27LB018", "TS27LB019", "TS27LB020", "TS27LB500", "TS27LB501", "TS27LB502", "TS27LE000", "TS27LE001", "TS27LE002", "TS27LE003", "TS27LH000", "TS27LH001", "TS27LP000", "TS27LP001", "TS27LP002", "TS27LP003", "TS27LP004", "TS27LP005", "TS27LP006", "TS27LP007", "TS27LP008", "TS27LP009", "TS27LP010", "TS27LP500", "TS27LP501", "TS27LP502", "TS27LP503", "TS27LP504", "TS27MH001", "TS27MH002", "TS27MH500", "TS27MX000", "TS27PA000", "TS27PP000", "TS27PP001", "TS27PS000", "TS27TC000", "TS27TC001", "TS27TC002", "TS27TC003", "TS27TF001", "TS28CA000", "TS28CA001", "TS28CA002", "TS28CB000", "TS28CD000", "TS28CE000", "TS28CF000", "TS28ID000", "TS28IG000", "TS28LB000", "TS28LB001", "TS28LB002", "TS28LB003", "TS28LB004", "TS28LB005", "TS28LB006", "TS28LB007", "TS28LB008", "TS28LB009", "TS28LB010", "TS28LB011", "TS28LB012", "TS28LB013", "TS28LB500", "TS28LB501", "TS28LB502", "TS28LB503", "TS28LE000", "TS28LE001", "TS28LH000", "TS28LH001", "TS28LH002", "TS28LH003", "TS28LH004", "TS28LH005", "TS28LP000", "TS28LP001", "TS28LP002", "TS28LP003", "TS28LP004", "TS28LP500", "TS28LP501", "TS28LS000", "TS28LS001", "TS28LS002", "TS28LS003", "TS28LS004", "TS28LS005", "TS28LS006", "TS28LS007", "TS28LS008", "TS28LS009", "TS28LS010", "TS28LS011", "TS28LS012", "TS28LS013", "TS28LS014", "TS28LS015", "TS28LS016", "TS28LS017", "TS28LS018", "TS28LS019", "TS28LS020", "TS28MA000", "TS28MA001", "TS28MA002", "TS28MA003", "TS28MD000", "TS28MH000", "TS28MH001", "TS28MH002", "TS28MH003", "TS28MH004", "TS28MH005", "TS28MH006", "TS28MH007", "TS28MH008", "TS28MH009", "TS28MH010", "TS28MH011", "TS28MH012", "TS28MX000", "TS28PA000", "TS28PA001", "TS28PA002", "TS28PA003", "TS28PP000", "TS28PP001", "TS28TC000", "TS28TC001", "TS28TC002", "TS28TF000", "TS30CA000", "TS30CD000", "TS30CE000", "TS30LB500", "TS30MH000", "TS30MX000", "TS30TC000", "TS31CA000", "TS31CA500", "TS31CA501", "TS31CA502", "TS31CB000", "TS31CB500", "TS31CD500", "TS31CD501", "TS31CE000", "TS31CE500", "TS31CE501", "TS31CF000", "TS31CG000", "TS31CG500", "TS31ID000", "TS31ID001", "TS31ID002", "TS31ID003", "TS31ID004", "TS31ID005", "TS31ID006", "TS31ID007", "TS31ID008", "TS31ID500", "TS31ID501", "TS31ID502", "TS31ID503", "TS31ID504", "TS31ID505", "TS31ID506", "TS31ID507", "TS31ID508", "TS31ID509", "TS31IG500", "TS31IG501", "TS31IG502", "TS31IG503", "TS31IG700", "TS31IP000", "TS31LB000", "TS31LB500", "TS31LB501", "TS31LS000", "TS32CA500", "TS32CD500", "TS32LB000", "TS32LB500", "TS32LB501", "TS32LP000", "TS32LP500", "TS32LS000", "TS32MD000", "TS32MH000", "TS32MH500", "TS32PA000", "TS32TF000", "TS33CA000", "TS33CA001", "TS33CB000", "TS33CD000", "TS33CD001", "TS33CE000", "TS33CF000", "TS33ID000", "TS33ID001", "TS33LB000", "TS33LB001", "TS33LB002", "TS33LB003", "TS33LB004", "TS33LB005", "TS33LB006", "TS33LB007", "TS33LB008", "TS33LB009", "TS33LB010", "TS33LB011", "TS33LB012", "TS33LB013", "TS33LB014", "TS33LE000", "TS33LE001", "TS33LE002", "TS33LH000", "TS33LH001", "TS33LH002", "TS33LH003", "TS33LH004", "TS33LP000", "TS33LP001", "TS33LP002", "TS33LP003", "TS33LP004", "TS33LP005", "TS33LP006", "TS33LP007", "TS33LP008", "TS33LP009", "TS33LP010", "TS33LP011", "TS33LP012", "TS33LR000", "TS33LR001", "TS33LR002", "TS33LS000", "TS33MA000", "TS33MB000", "TS33ME000", "TS33MF000", "TS33MH000", "TS33MH001", "TS33MH002", "TS33MH003", "TS33MX000", "TS33PA000", "TS33PA001", "TS33TC000", "TS33TC001", "TS33TC002", "TS33TF000", "TS34LB000", "TS34LH001", "TS34TF000", "TS35CE000", "TS36ID000", "TS37CA000", "TS37CA001", "TS37CD000", "TS37CD001", "TS37CF000", "TS37CG000", "TS37LB000", "TS37LB001", "TS37LP000", "TS37TF000", "TS38CA000", "TS38CA001", "TS38CA002", "TS38CA003", "TS38CB000", "TS38CB001", "TS38CD000", "TS38CD001", "TS38CD002", "TS38CD003", "TS38CE000", "TS38CE001", "TS38CE002", "TS38CF000", "TS38CF001", "TS38CF002", "TS38CF003", "TS38LB000", "TS38LB001", "TS38LB002", "TS38LB003", "TS38LB004", "TS38LB005", "TS38LP000", "TS38LP001", "TS38PS000", "TS38TC000", "TS38TF000", "TS39CA000", "TS39CA001", "TS39CD000", "TS39CD001", "TS39CF000", "TS39ID000", "TS39LB000", "TS39TF000", "TS40IG000", "TS40LB000", "TS40LB001", "TS40LB002", "TS40LB003", "TS40LB004", "TS40LB005", "TS40LB006", "TS40LB007", "TS40LB008", "TS40LH000", "TS40LH001", "TS40LH002", "TS40LP000", "TS40LP001", "TS40MH000", "TS40MH001", "TS40MH002", "TS40PA000", "TS40TC000", "TS40TF000", "TS41PA000", "TS41PA001", "TS42CA000", "TS42CD000", "TS42CE000", "TS42CF000", "TS42IG000", "TS42IG001", "TS42LB005", "TS42LB006", "TS42LB007", "TS42LB008", "TS42LB009", "TS42LB010", "TS42LB011", "TS42LB012", "TS42LB013", "TS42LB014", "TS42LB015", "TS42LB016", "TS42LB017", "TS42LE000", "TS42LH003", "TS42LH004", "TS42LH005", "TS42LH006", "TS42LH007", "TS42LH008", "TS42LH009", "TS42LH010", "TS42LH011", "TS42LH012", "TS42LH013", "TS42LP002", "TS42LP003", "TS42LP004", "TS42LP005", "TS42LP006", "TS42LP007", "TS42LP008", "TS42LR000", "TS42LR001", "TS42LR002", "TS42MA000", "TS42MF000", "TS42MH003", "TS42MH004", "TS42MH005", "TS42MH006", "TS42MH007", "TS42MH008", "TS42MH009", "TS42PA000", "TS42PA001", "TS42PA002", "TS42TC000", "TS42TC001", "TS42TF000", "TS43LB500", "TS44CA000", "TS44CA001", "TS44CB000", "TS44CC000", "TS44CD000", "TS44CD001", "TS44CE000", "TS44CE001", "TS44CE002", "TS44CF000", "TS44ID000", "TS44ID001", "TS44IG000", "TS44LB000", "TS44LB001", "TS44LB002", "TS44LB003", "TS44LB005", "TS44LB007", "TS44LB008", "TS44LB009", "TS44LB011", "TS44LB012", "TS44LB013", "TS44LB014", "TS44LB015", "TS44LB016", "TS44LB017", "TS44LB018", "TS44LB019", "TS44LB020", "TS44LB021", "TS44LB022", "TS44LB023", "TS44LE000", "TS44LE002", "TS44LE003", "TS44LH000", "TS44LH001", "TS44LH003", "TS44LH004", "TS44LH005", "TS44LH007", "TS44LH008", "TS44LH009", "TS44LH010", "TS44LH011", "TS44LH012", "TS44LH013", "TS44LH014", "TS44LH015", "TS44LH016", "TS44LH017", "TS44LH018", "TS44LH019", "TS44LP000", "TS44LP001", "TS44LP002", "TS44LP003", "TS44LP004", "TS44LP005", "TS44LP006", "TS44LP007", "TS44LP010", "TS44LP011", "TS44LP012", "TS44LP013", "TS44LP014", "TS44LP015", "TS44LP016", "TS44LP017", "TS44LP018", "TS44LP019", "TS44LR000", "TS44LR001", "TS44LR004", "TS44LR005", "TS44LR006", "TS44LS000", "TS44LS001", "TS44LS002", "TS44LS003", "TS44LS004", "TS44LS005", "TS44LS006", "TS44LS007", "TS44LS008", "TS44LS009", "TS44LS010", "TS44LS011", "TS44LS012", "TS44LS013", "TS44LS014", "TS44LS015", "TS44LS016", "TS44LS017", "TS44LS018", "TS44LS019", "TS44LS020", "TS44LS021", "TS44LS022", "TS44LS023", "TS44LS024", "TS44LS025", "TS44LS026", "TS44MA000", "TS44MD000", "TS44MH000", "TS44MH001", "TS44MH002", "TS44MH003", "TS44MH004", "TS44MH005", "TS44MH006", "TS44MH007", "TS44MH008", "TS44MH009", "TS44MH010", "TS44MH011", "TS44MH012", "TS44MH013", "TS44MH014", "TS44MH015", "TS44MH016", "TS44MH017", "TS44MH018", "TS44MH019", "TS44MH020", "TS44MH021", "TS44MH022", "TS44MH023", "TS44MH024", "TS44MH025", "TS44MH026", "TS44MH027", "TS44MH028", "TS44MH029", "TS44MH030", "TS44MX000", "TS44PA000", "TS44PA001", "TS44PA002", "TS44PA003", "TS44PA004", "TS44PA005", "TS44PA006", "TS44PA007", "TS44PA008", "TS44PA009", "TS44PA010", "TS44PA011", "TS44PA012", "TS44PL000", "TS44PP001", "TS44TC000", "TS44TC001", "TS44TC002", "TS44TC003", "TS44TC004", "TS44TF000", "TS45TC000", "TS45TF000", "TS46CA000", "TS46CA001", "TS46CB000", "TS46CD000", "TS46CE000", "TS46CF000", "TS46CF001", "TS46LB000", "TS46LB001", "TS46LB002", "TS46LB003", "TS46LB004", "TS46LB005", "TS46LB006", "TS46LB007", "TS46LB008", "TS46LE000", "TS46LE001", "TS46LE003", "TS46LP000", "TS46LP001", "TS46LP002", "TS46LP003", "TS46LP004", "TS46LP005", "TS46LP006", "TS46LP007", "TS46LP008", "TS46MD000", "TS46MF000", "TS46TF000", "TS48MA000", "TS48MD000", "TS48ME000", "TS49CA000", "TS49CG000", "TS49LB000", "TS49LB001", "TS49LP000", "TS49MA000", "TS49MA001", "TS49MA002", "TS49MG000", "TS49TC000", "TS49TF000", "TS50CA000", "TS50CD000", "TS50CE000", "TS50LB000", "TS50LB001", "TS50LB002", "TS50LB003", "TS50LP000", "TS50LP001", "TS50LP002", "TS50LP003", "TS50LS000", "TS50LS001", "TS50LS002", "TS50LS003", "TS50MX000", "TS50TC000", "TS50TF000", "TS50TF001", "TS51LB000", "TS51LB001", "TS51LB002", "TS51LB003", "TS51LH000", "TS51LH001", "TS51LP000", "TS51MH000", "TS51MH001", "TS51MH002", "TS51MH003", "TS51MH004", "TS51MH005", "TS51MH006", "TS51PA000", "TS51PA001", "TS51PA002", "TS51TC000", "TS52CA000", "TS52CA001", "TS52CB000", "TS52CB001", "TS52CC000", "TS52CD000", "TS52CD001", "TS52CD002", "TS52CE000", "TS52CF000", "TS52LB000", "TS52LB001", "TS52LB002", "TS52LB003", "TS52LB004", "TS52LB005", "TS52LB006", "TS52LB007", "TS52LB008", "TS52LB009", "TS52LB010", "TS52LB011", "TS52LB012", "TS52LB013", "TS52LB014", "TS52LB015", "TS52LB016", "TS52LB017", "TS52LB018", "TS52LB019", "TS52LB020", "TS52LB021", "TS52LB022", "TS52LB023", "TS52LB024", "TS52LB025", "TS52LB026", "TS52LE000", "TS52LE001", "TS52LE002", "TS52LH000", "TS52LH001", "TS52LH002", "TS52LH003", "TS52LH004", "TS52LH005", "TS52LH006", "TS52LH007", "TS52LH008", "TS52LH009", "TS52LH010", "TS52LH011", "TS52LH012", "TS52LH013", "TS52LH014", "TS52LH015", "TS52LH016", "TS52LH017", "TS52LH018", "TS52LH019", "TS52LH020", "TS52LH021", "TS52LH022", "TS52LH023", "TS52LH024", "TS52LH025", "TS52LH026", "TS52LP000", "TS52LP001", "TS52LP002", "TS52LP003", "TS52LP004", "TS52LP005", "TS52LP006", "TS52LP007", "TS52LP008", "TS52LP009", "TS52LP010", "TS52LP011", "TS52LP012", "TS52LP013", "TS52LP014", "TS52LP015", "TS52LP016", "TS52LP017", "TS52LR000", "TS52LR001", "TS52LR002", "TS52LR003", "TS52LR004", "TS52LR005", "TS52MH000", "TS52MH001", "TS52MH002", "TS52MH003", "TS52MH004", "TS52MH005", "TS52MH006", "TS52PA000", "TS52PL000", "TS52TC000", "TS52TC001", "TS52TF000", "TS53CA000", "TS53CF000", "TS53LB000", "TS53TF000", "TS54CA000", "TS54CF000", "TS54LB000", "TS54TF000", "TS55CA000", "TS55CB000", "TS55CD000", "TS55CE000", "TS55CF000", "TS55LB000", "TS55LB001", "TS55LB002", "TS55LB003", "TS55LB004", "TS55LB005", "TS55LB006", "TS55LB007", "TS55LB008", "TS55LB009", "TS55LE000", "TS55LE001", "TS55LH000", "TS55LH001", "TS55LH002", "TS55LH003", "TS55LH004", "TS55LH005", "TS55LH006", "TS55LH007", "TS55LH008", "TS55LH009", "TS55LP000", "TS55LP001", "TS55LP002", "TS55LP003", "TS55LP004", "TS55LP005", "TS55MH000", "TS55MH001", "TS55MH002", "TS55PA000", "TS55TF000", "TS56LB000", "TS56LB001", "TS56TF000", "TS57CD000", "TS57LB000", "TS57LB001", "TS57TC000", "TS57TF000", "TS58CA000", "TS58CB000", "TS58CD000", "TS58CE000", "TS58CF000", "TS58LB000", "TS58LB001", "TS58LB002", "TS58LB003", "TS58LB004", "TS58LB005", "TS58LB006", "TS58LB007", "TS58LB008", "TS58LB009", "TS58LB010", "TS58LB011", "TS58LB012", "TS58LB013", "TS58LB014", "TS58LB015", "TS58LB016", "TS58LB017", "TS58LB018", "TS58LB019", "TS58LE000", "TS58LE001", "TS58LH000", "TS58LH001", "TS58LH002", "TS58LH003", "TS58LH004", "TS58LH005", "TS58LH006", "TS58LH007", "TS58LH008", "TS58LH009", "TS58LH010", "TS58LH011", "TS58LH012", "TS58LH013", "TS58LH014", "TS58LH015", "TS58LH016", "TS58LH017", "TS58LH018", "TS58LH019", "TS58LP000", "TS58LP001", "TS58LP002", "TS58LP003", "TS58LP004", "TS58LP005", "TS58LP006", "TS58LP007", "TS58MA000", "TS58MD000", "TS58MX000", "TS58TC000", "TS58TF000", "TS59LB000", "TS59LP000", "TS59TF000", "TS60CA000", "TS60CA001", "TS60CB000", "TS60CB001", "TS60CC000", "TS60CD000", "TS60CD001", "TS60CD002", "TS60CE000", "TS60CF000", "TS60LB000", "TS60LB001", "TS60LB002", "TS60LB003", "TS60LB004", "TS60LB005", "TS60LB006", "TS60LB007", "TS60LB008", "TS60LB009", "TS60LB010", "TS60LB011", "TS60LH000", "TS60LH001", "TS60LH002", "TS60LH003", "TS60LH004", "TS60LH005", "TS60LH006", "TS60LH007", "TS60LH008", "TS60LH009", "TS60LH010", "TS60LH011", "TS60LP000", "TS60LP001", "TS60LP002", "TS60LP003", "TS60LP004", "TS60MH000", "TS60MH001", "TS60MH002", "TS60MH003", "TS60MH004", "TS60MH005", "TS60TC001", "TS60TF000", "TS61CA000", "TS61CB000", "TS61CC000", "TS61CD000", "TS61CD001", "TS61CD002", "TS61CE000", "TS61CF000", "TS61IG000", "TS61LB000", "TS61LB001", "TS61LB002", "TS61LB003", "TS61LB004", "TS61LB005", "TS61LB006", "TS61LB007", "TS61LB008", "TS61LB009", "TS61LB010", "TS61LB011", "TS61LB012", "TS61LB013", "TS61LB014", "TS61LB015", "TS61LB016", "TS61LB017", "TS61LE000", "TS61LE001", "TS61LE002", "TS61LE003", "TS61LE004", "TS61LE005", "TS61LE006", "TS61LE007", "TS61LE008", "TS61LE009", "TS61LE010", "TS61LE011", "TS61LH000", "TS61LH001", "TS61LH002", "TS61LH003", "TS61LH004", "TS61LH005", "TS61LH006", "TS61LH007", "TS61LH008", "TS61LH009", "TS61LH010", "TS61LH011", "TS61LH012", "TS61LH013", "TS61LH014", "TS61LH015", "TS61LH016", "TS61LH017", "TS61LP000", "TS61LP001", "TS61LP002", "TS61LP003", "TS61LP004", "TS61LP005", "TS61LP006", "TS61LP007", "TS61LP008", "TS61LP009", "TS61LP010", "TS61LP011", "TS61LP012", "TS61LP013", "TS61LP014", "TS61LP015", "TS61LP016", "TS61LP017", "TS61LP018", "TS61LR000", "TS61LR001", "TS61LR002", "TS61LR003", "TS61LR004", "TS61LR005", "TS61LS000", "TS61LS001", "TS61LS002", "TS61LS003", "TS61LS004", "TS61LS005", "TS61LS006", "TS61LS007", "TS61LS008", "TS61LS009", "TS61LS010", "TS61LS011", "TS61LS012", "TS61LS013", "TS61LS014", "TS61LS015", "TS61LS016", "TS61LS017", "TS61LS018", "TS61LS019", "TS61LS020", "TS61LS021", "TS61LS022", "TS61LS023", "TS61LS024", "TS61LS025", "TS61LS026", "TS61LS027", "TS61LS028", "TS61LS029", "TS61LS030", "TS61LS031", "TS61LS032", "TS61LS033", "TS61LS034", "TS61LS035", "TS61MA000", "TS61MB000", "TS61MC000", "TS61MD000", "TS61MD001", "TS61MD002", "TS61ME000", "TS61MF000", "TS61TC000", "TS61TC001", "TS61TF000", "TS62CA000", "TS62CD000", "TS62CD001", "TS62CE000", "TS62LB000", "TS62LB001", "TS62LB002", "TS62LB003", "TS62LB004", "TS62LB005", "TS62LB006", "TS62LB007", "TS62LB008", "TS62LB009", "TS62LB010", "TS62LB011", "TS62LE000", "TS62LE001", "TS62LP000", "TS62LP001", "TS62LP002", "TS62LP003", "TS62LP004", "TS62LP005", "TS62LP006", "TS62LP007", "TS62LP008", "TS62LP009", "TS62LP010", "TS62LP011", "TS62LR000", "TS62LR001", "TS62LR002", "TS62LR003", "TS62MH000", "TS62MH001", "TS62MH002", "TS62TF000", "TS63MD000", "TS63TC000", "TS64LB000", "TS64TF000", "TS65CA000", "TS65CA001", "TS65CB000", "TS65CC000", "TS65CD000", "TS65CD001", "TS65CE000", "TS65CE001", "TS65CF000", "TS65LB000", "TS65LB001", "TS65LB002", "TS65LB003", "TS65LB004", "TS65LB005", "TS65LB006", "TS65LB007", "TS65LB008", "TS65LB009", "TS65LB010", "TS65LB011", "TS65LB012", "TS65LB013", "TS65LB014", "TS65LB015", "TS65LB016", "TS65LB017", "TS65LB018", "TS65LB019", "TS65LB020", "TS65LB021", "TS65LB022", "TS65LB023", "TS65LB024", "TS65LB025", "TS65LB026", "TS65LB027", "TS65LB028", "TS65LB029", "TS65LB030", "TS65LB031", "TS65LB032", "TS65LB033", "TS65LB034", "TS65LB035", "TS65LB036", "TS65LB037", "TS65LB038", "TS65LB039", "TS65LB040", "TS65LB041", "TS65LE000", "TS65LE001", "TS65LE002", "TS65LH000", "TS65LH001", "TS65LH002", "TS65LH003", "TS65LH004", "TS65LH005", "TS65LH006", "TS65LH007", "TS65LH008", "TS65LH009", "TS65LH010", "TS65LH011", "TS65LH012", "TS65LH013", "TS65LH014", "TS65LH015", "TS65LH016", "TS65LH017", "TS65LH018", "TS65LH019", "TS65LH020", "TS65LH021", "TS65LH022", "TS65LH023", "TS65LH024", "TS65LH025", "TS65LH026", "TS65LH027", "TS65LH028", "TS65LH029", "TS65LH030", "TS65LH031", "TS65LH032", "TS65LH033", "TS65LH034", "TS65LH035", "TS65LH036", "TS65LH037", "TS65LH038", "TS65LH039", "TS65LH040", "TS65LH041", "TS65LP000", "TS65LP001", "TS65LP002", "TS65LP003", "TS65LP004", "TS65LP005", "TS65LP006", "TS65LP007", "TS65LP008", "TS65LP009", "TS65LP010", "TS65LP011", "TS65LP012", "TS65LP013", "TS65LP014", "TS65LP015", "TS65LP016", "TS65LP017", "TS65LP018", "TS65LP019", "TS65LP020", "TS65LP021", "TS65LP022", "TS65LP023", "TS65LP024", "TS65LP025", "TS65LP026", "TS65LR000", "TS65LR001", "TS65LR002", "TS65LR003", "TS65LR004", "TS65LR005", "TS65MA000", "TS65MD000", "TS65MH000", "TS65MH001", "TS65MH002", "TS65MH003", "TS65MH004", "TS65MH005", "TS65MH006", "TS65MH007", "TS65MX000", "TS65PA000", "TS65PA001", "TS65PL000", "TS65TC000", "TS65TC001", "TS65TF000", "TS66CA000", "TS66CA001", "TS66CA002", "TS66CB000", "TS66CB001", "TS66CC000", "TS66CD000", "TS66CD001", "TS66CD002", "TS66CE000", "TS66CF000", "TS66IG000", "TS66IG001", "TS66LB000", "TS66LB001", "TS66LB002", "TS66LB003", "TS66LB004", "TS66LB005", "TS66LB006", "TS66LB007", "TS66LB008", "TS66LB009", "TS66LB010", "TS66LB011", "TS66LB012", "TS66LB013", "TS66LB014", "TS66LB015", "TS66LB016", "TS66LB017", "TS66LB018", "TS66LB019", "TS66LB020", "TS66LB021", "TS66LB022", "TS66LB023", "TS66LB024", "TS66LB025", "TS66LB026", "TS66LB027", "TS66LB028", "TS66LB029", "TS66LB030", "TS66LB031", "TS66LB032", "TS66LB033", "TS66LB034", "TS66LB035", "TS66LB036", "TS66LB037", "TS66LB038", "TS66LB039", "TS66LB040", "TS66LB041", "TS66LB042", "TS66LB043", "TS66LB044", "TS66LB045", "TS66LB046", "TS66LB047", "TS66LB048", "TS66LB049", "TS66LB050", "TS66LB051", "TS66LB052", "TS66LB053", "TS66LB054", "TS66LB055", "TS66LB056", "TS66LB057", "TS66LB058", "TS66LB059", "TS66LB060", "TS66LB061", "TS66LB062", "TS66LB063", "TS66LB064", "TS66LB065", "TS66LB066", "TS66LB067", "TS66LB068", "TS66LB069", "TS66LB070", "TS66LB071", "TS66LB072", "TS66LB073", "TS66LB074", "TS66LB075", "TS66LB076", "TS66LB077", "TS66LB078", "TS66LB079", "TS66LB080", "TS66LB081", "TS66LB082", "TS66LB083", "TS66LE000", "TS66LE001", "TS66LE002", "TS66LE003", "TS66LE004", "TS66LE005", "TS66LH000", "TS66LH001", "TS66LH002", "TS66LH003", "TS66LH004", "TS66LH005", "TS66LH006", "TS66LH007", "TS66LH008", "TS66LH009", "TS66LH010", "TS66LH011", "TS66LH012", "TS66LH013", "TS66LH014", "TS66LH015", "TS66LH016", "TS66LH017", "TS66LH018", "TS66LH019", "TS66LH020", "TS66LH021", "TS66LH022", "TS66LH023", "TS66LH024", "TS66LH025", "TS66LH026", "TS66LH027", "TS66LH028", "TS66LH029", "TS66LH030", "TS66LH031", "TS66LH032", "TS66LH033", "TS66LH034", "TS66LH035", "TS66LH036", "TS66LH037", "TS66LH038", "TS66LH039", "TS66LH040", "TS66LH041", "TS66LH042", "TS66LH043", "TS66LH044", "TS66LH045", "TS66LH046", "TS66LH047", "TS66LH048", "TS66LH049", "TS66LH050", "TS66LH051", "TS66LH052", "TS66LH053", "TS66LH054", "TS66LH055", "TS66LH056", "TS66LH057", "TS66LH058", "TS66LH059", "TS66LH060", "TS66LH061", "TS66LH062", "TS66LH063", "TS66LH064", "TS66LH065", "TS66LH066", "TS66LH067", "TS66LH068", "TS66LH069", "TS66LH070", "TS66LH071", "TS66LH072", "TS66LH073", "TS66LH074", "TS66LH075", "TS66LH076", "TS66LH077", "TS66LH078", "TS66LH079", "TS66LH080", "TS66LH081", "TS66LH082", "TS66LH083", "TS66LP000", "TS66LP001", "TS66LP002", "TS66LP003", "TS66LP004", "TS66LP005", "TS66LP006", "TS66LP007", "TS66LP008", "TS66LP009", "TS66LP010", "TS66LP011", "TS66LP012", "TS66LP013", "TS66LP014", "TS66LP015", "TS66LP016", "TS66LP017", "TS66LP018", "TS66LP019", "TS66LP020", "TS66LP021", "TS66LP022", "TS66LP023", "TS66LP024", "TS66LP025", "TS66LP026", "TS66LP027", "TS66LP028", "TS66LP029", "TS66LP030", "TS66LP031", "TS66LP032", "TS66LP033", "TS66LP034", "TS66LP035", "TS66LP036", "TS66LP037", "TS66LP038", "TS66LP039", "TS66LP040", "TS66LP041", "TS66LP042", "TS66LP043", "TS66LP044", "TS66LP045", "TS66LP046", "TS66LP047", "TS66LR000", "TS66LR001", "TS66LR002", "TS66LR003", "TS66LR004", "TS66LR005", "TS66LR006", "TS66LR007", "TS66LR008", "TS66LR009", "TS66LR010", "TS66LR011", "TS66LS000", "TS66LS001", "TS66MA000", "TS66MB000", "TS66MH000", "TS66MH001", "TS66MH002", "TS66MH003", "TS66MH004", "TS66MH005", "TS66MH006", "TS66MH007", "TS66MH008", "TS66MH011", "TS66MH012", "TS66MH013", "TS66MH014", "TS66MH015", "TS66MH016", "TS66MH017", "TS66MH018", "TS66MH019", "TS66MH021", "TS66MH022", "TS66MH023", "TS66MH024", "TS66MH025", "TS66MH026", "TS66MH027", "TS66MH028", "TS66MH029", "TS66MH030", "TS66MH031", "TS66MH032", "TS66MH033", "TS66MH035", "TS66MH036", "TS66MH037", "TS66MH038", "TS66MH039", "TS66MH040", "TS66MH041", "TS66MX000", "TS66PA000", "TS66PA001", "TS66PA002", "TS66PA003", "TS66PA004", "TS66PA005", "TS66PA006", "TS66PA007", "TS66PA008", "TS66TC000", "TS66TC001", "TS66TC002", "TS66TC003", "TS66TC004", "TS66TC005", "TS66TF000", "TS66TF001", "TS67CA000", "TS67CA001", "TS67CB000", "TS67CB001", "TS67CC000", "TS67CD000", "TS67CD001", "TS67CE000", "TS67CF000", "TS67LB000", "TS67LB001", "TS67LB002", "TS67LB003", "TS67LB004", "TS67LB005", "TS67LB006", "TS67LB007", "TS67LB008", "TS67LB009", "TS67LB010", "TS67LB011", "TS67LB012", "TS67LB013", "TS67LB014", "TS67LB015", "TS67LB016", "TS67LB017", "TS67LB018", "TS67LB019", "TS67LB020", "TS67LB021", "TS67LB022", "TS67LB023", "TS67LE000", "TS67LE001", "TS67LH000", "TS67LH001", "TS67LH002", "TS67LH003", "TS67LH004", "TS67LH005", "TS67LH006", "TS67LH007", "TS67LH008", "TS67LH009", "TS67LH010", "TS67LH011", "TS67LH012", "TS67LH013", "TS67LH014", "TS67LH015", "TS67LH016", "TS67LH017", "TS67LH018", "TS67LH019", "TS67LH020", "TS67LH021", "TS67LH022", "TS67LH023", "TS67LP000", "TS67LP001", "TS67LP002", "TS67LP003", "TS67LP004", "TS67LP005", "TS67LP006", "TS67LP007", "TS67LP008", "TS67LP009", "TS67LP010", "TS67LP011", "TS67LP012", "TS67LP013", "TS67LP014", "TS67LP015", "TS67LR000", "TS67LR001", "TS67LR002", "TS67LR003", "TS67MH000", "TS67MH001", "TS67MH002", "TS67MH003", "TS67MH004", "TS67PA000", "TS67TF000", "TS69CA000", "TS69CD000", "TS69CF000", "TS69IG000", "TS69LB000", "TS69LB001", "TS69LB002", "TS69LB003", "TS69LB004", "TS69LB005", "TS69LB006", "TS69LB007", "TS69LB008", "TS69LB009", "TS69LB010", "TS69LB011", "TS69LB012", "TS69LB013", "TS69LB017", "TS69LE000", "TS69LE001", "TS69LH000", "TS69LH001", "TS69LH002", "TS69LH003", "TS69LH004", "TS69LH005", "TS69LH006", "TS69LH007", "TS69LH008", "TS69LH009", "TS69LH010", "TS69LH011", "TS69LH012", "TS69LH013", "TS69LP000", "TS69LP001", "TS69LP002", "TS69LP003", "TS69LP004", "TS69LP005", "TS69LP006", "TS69LP007", "TS69LS000", "TS69LS001", "TS69LS002", "TS69LS003", "TS69LS004", "TS69LS005", "TS69LS006", "TS69LS007", "TS69LS008", "TS69LS009", "TS69LS010", "TS69LS011", "TS69LS012", "TS69LS013", "TS69MA000", "TS69MX000", "TS69PA000", "TS69TC000", "TS69TC001", "TS69TC002", "TS69TF000", "TS70LB000", "TS70LB001", "TS70LP000", "TS70TF000", "TS71CA000", "TS71CA001", "TS71CA002", "TS71CA003", "TS71CA004", "TS71CB000", "TS71CC000", "TS71CD000", "TS71CD001", "TS71CD002", "TS71CD003", "TS71CD004", "TS71CD005", "TS71CD006", "TS71CE000", "TS71CE001", "TS71CE002", "TS71CE003", "TS71CF000", "TS71CF001", "TS71CF002", "TS71LB000", "TS71LB001", "TS71LB002", "TS71LB003", "TS71LB004", "TS71LB005", "TS71LB006", "TS71LB007", "TS71LB008", "TS71LB009", "TS71LB010", "TS71LB011", "TS71LB012", "TS71LB013", "TS71LB014", "TS71LB015", "TS71LB016", "TS71LB017", "TS71LB018", "TS71LB019", "TS71LB020", "TS71LB021", "TS71LB022", "TS71LB023", "TS71LB024", "TS71LB025", "TS71LB026", "TS71LB027", "TS71LB028", "TS71LB029", "TS71LB030", "TS71LB031", "TS71LB032", "TS71LB033", "TS71LB034", "TS71LB035", "TS71LB036", "TS71LB037", "TS71LB038", "TS71LB039", "TS71LB040", "TS71LB041", "TS71LB042", "TS71LB043", "TS71LB044", "TS71LE000", "TS71LE001", "TS71LE002", "TS71LH000", "TS71LH001", "TS71LH002", "TS71LH003", "TS71LH004", "TS71LH005", "TS71LH006", "TS71LH007", "TS71LH008", "TS71LH009", "TS71LH010", "TS71LH011", "TS71LH012", "TS71LH013", "TS71LH014", "TS71LH015", "TS71LH016", "TS71LH017", "TS71LH018", "TS71LH019", "TS71LH020", "TS71LH021", "TS71LH022", "TS71LH023", "TS71LH024", "TS71LH025", "TS71LH026", "TS71LH027", "TS71LH028", "TS71LH029", "TS71LH030", "TS71LH031", "TS71LH032", "TS71LH033", "TS71LH034", "TS71LH035", "TS71LH036", "TS71LH037", "TS71LH038", "TS71LH039", "TS71LH040", "TS71LH041", "TS71LH042", "TS71LH043", "TS71LH044", "TS71LP000", "TS71LP001", "TS71LP002", "TS71LP003", "TS71LP004", "TS71LP005", "TS71LP006", "TS71LP007", "TS71LP008", "TS71LP009", "TS71LP010", "TS71LP011", "TS71LP012", "TS71LP013", "TS71LP014", "TS71LP015", "TS71LP016", "TS71LP017", "TS71LP018", "TS71LP019", "TS71LP020", "TS71LP021", "TS71LP022", "TS71LP023", "TS71LP024", "TS71LP025", "TS71LP026", "TS71LP027", "TS71LP028", "TS71LP029", "TS71LR000", "TS71LR001", "TS71LR002", "TS71LR003", "TS71LR004", "TS71LR005", "TS71MA000", "TS71MH000", "TS71MH001", "TS71MH002", "TS71MH003", "TS71MH004", "TS71MH005", "TS71MH006", "TS71MH007", "TS71MH008", "TS71MH009", "TS71MH010", "TS71MH011", "TS71MH012", "TS71MH013", "TS71MH014", "TS71MH015", "TS71MH016", "TS71MH017", "TS71MX000", "TS71MX001", "TS71PA000", "TS71PA001", "TS71PA002", "TS71PA003", "TS71PA004", "TS71PA005", "TS71PA006", "TS71TC000", "TS71TC001", "TS71TC002", "TS71TF000", "TS72IG000", "TS72LB000", "TS72LB001", "TS72LB002", "TS72LB003", "TS72LB004", "TS72LB006", "TS72LP000", "TS72LP001", "TS72LP002", "TS72LP003", "TS72MD000", "TS72TF000", "TS74CA000", "TS74CA001", "TS74CA002", "TS74CA003", "TS74CA004", "TS74CA005", "TS74CA007", "TS74CB000", "TS74CB002", "TS74CC000", "TS74CC001", "TS74CC002", "TS74CD001", "TS74CD002", "TS74CD003", "TS74CD004", "TS74CD005", "TS74CE000", "TS74CE002", "TS74CF000", "TS74CF001", "TS74CF002", "TS74IG000", "TS74IG001", "TS74LB000", "TS74LB001", "TS74LB002", "TS74LB003", "TS74LB004", "TS74LB005", "TS74LB006", "TS74LB007", "TS74LB008", "TS74LB009", "TS74LB010", "TS74LB011", "TS74LB012", "TS74LB013", "TS74LB014", "TS74LB015", "TS74LB016", "TS74LB017", "TS74LB018", "TS74LB019", "TS74LB020", "TS74LB021", "TS74LB022", "TS74LB023", "TS74LE000", "TS74LE001", "TS74LH000", "TS74LH001", "TS74LH002", "TS74LH003", "TS74LH004", "TS74LH005", "TS74LH006", "TS74LH007", "TS74LH008", "TS74LH009", "TS74LH010", "TS74LH011", "TS74LH012", "TS74LH013", "TS74LH014", "TS74LH015", "TS74LH016", "TS74LH017", "TS74LH018", "TS74LH019", "TS74LH020", "TS74LH021", "TS74LH022", "TS74LH023", "TS74LP000", "TS74LP001", "TS74LP002", "TS74LP003", "TS74LP004", "TS74LP005", "TS74LP006", "TS74LP007", "TS74LP008", "TS74LP009", "TS74LP010", "TS74LP011", "TS74LR000", "TS74LR001", "TS74LR002", "TS74LR003", "TS74LS000", "TS74LS001", "TS74LS002", "TS74LS003", "TS74LS004", "TS74LS005", "TS74LS006", "TS74LS007", "TS74LS008", "TS74LS009", "TS74LS010", "TS74LS011", "TS74LS012", "TS74LS013", "TS74LS014", "TS74LS015", "TS74LS016", "TS74LS017", "TS74LS018", "TS74LS019", "TS74LS020", "TS74LS021", "TS74LS022", "TS74LS023", "TS74MA000", "TS74MF000", "TS74MH000", "TS74MH001", "TS74MH002", "TS74MH003", "TS74MH004", "TS74MH005", "TS74MH006", "TS74MH007", "TS74MH008", "TS74MH009", "TS74MH010", "TS74MH011", "TS74MH012", "TS74MH013", "TS74MH014", "TS74MH015", "TS74MH016", "TS74MH017", "TS74MH018", "TS74MH019", "TS74MH020", "TS74MH021", "TS74MH022", "TS74MH023", "TS74MH024", "TS74MH025", "TS74MX000", "TS74PA000", "TS74PA001", "TS74PA002", "TS74PA003", "TS74PA004", "TS74TC000", "TS74TC001", "TS74TC002", "TS74TC003", "TS74TC004", "TS74TF000", "TS75CA000", "TS75CA001", "TS75CB000", "TS75CC000", "TS75CD000", "TS75CE000", "TS75CF000", "TS75IG000", "TS75IG001", "TS75LB000", "TS75LB001", "TS75LB002", "TS75LB003", "TS75LB004", "TS75LB005", "TS75LB006", "TS75LB007", "TS75LB008", "TS75LB009", "TS75LB010", "TS75LB011", "TS75LB018", "TS75LB019", "TS75LB020", "TS75LB021", "TS75LB022", "TS75LB023", "TS75LB024", "TS75LB025", "TS75LB026", "TS75LB027", "TS75LB028", "TS75LB029", "TS75LE000", "TS75LE001", "TS75LE002", "TS75LE003", "TS75LP000", "TS75LP001", "TS75LP002", "TS75LP005", "TS75LP006", "TS75LP007", "TS75LP008", "TS75LP009", "TS75LP010", "TS75LP011", "TS75LP012", "TS75LP013", "TS75LP014", "TS75LP015", "TS75LP016", "TS75LP017", "TS75LR000", "TS75LR001", "TS75LR002", "TS75LR003", "TS75LR004", "TS75LR005", "TS75LR006", "TS75LR007", "TS75LS000", "TS75LS001", "TS75LS002", "TS75LS003", "TS75LS004", "TS75LS005", "TS75MA000", "TS75MA001", "TS75MD000", "TS75MD001", "TS75MH000", "TS75MH001", "TS75MH002", "TS75MH003", "TS75MH004", "TS75MH005", "TS75MH006", "TS75MH007", "TS75MH008", "TS75MH009", "TS75MH010", "TS75MH011", "TS75MH012", "TS75MH013", "TS75MH014", "TS75MX000", "TS75PA000", "TS75PA001", "TS75PA002", "TS75PA003", "TS75PL000", "TS75TC000", "TS75TC001", "TS75TF000", "TS76CA000", "TS77IG000", "TS77TC000", "TS78IG000", "TS78TC000", "TS79CA000", "TS79CG000", "TS79LB000", "TS79TC000", "TS79TF000", "TS82CA000", "TS82CA001", "TS82CB000", "TS82CD000", "TS82CE000", "TS82CF000", "TS82PA000", "TS82TF000", "TS83CA000", "TS83CA001", "TS83CA002", "TS83CA003", "TS83CB000", "TS83CC000", "TS83CD000", "TS83CD001", "TS83CF000", "TS83IG000", "TS83LB000", "TS83LB001", "TS83LB002", "TS83LB003", "TS83LB004", "TS83LB005", "TS83LB006", "TS83LB007", "TS83LB008", "TS83LB009", "TS83LB010", "TS83LB011", "TS83LB012", "TS83LB013", "TS83LB014", "TS83LB015", "TS83LB016", "TS83LB017", "TS83LB018", "TS83LB019", "TS83LB020", "TS83LB021", "TS83LB022", "TS83LE000", "TS83LE001", "TS83LH000", "TS83LH001", "TS83LH002", "TS83LH003", "TS83LH004", "TS83LH005", "TS83LH006", "TS83LH007", "TS83LH008", "TS83LH009", "TS83LH010", "TS83LP000", "TS83LP001", "TS83LP002", "TS83LP003", "TS83LP004", "TS83LP005", "TS83LP006", "TS83LP007", "TS83LP008", "TS83LP009", "TS83LP010", "TS83LP011", "TS83LP012", "TS83LP013", "TS83LP014", "TS83LP015", "TS83LP016", "TS83LP017", "TS83LP018", "TS83LR000", "TS83LR001", "TS83MX000", "TS83PI000", "TS83PI001", "TS83TF000", "TS99LB000", "TW00CA500", "TW00CB500", "TW00CD500", "TW00CE500", "TW00CF500", "TW00IG500", "TW00IG501", "TW00LB500", "TW01IS500", "TW02CA000", "TW02CA500", "TW02CB500", "TW02CD500", "TW02CE500", "TW02CF500", "TW02IG000", "TW02IG500", "TW02IG501", "TW02IG502", "TW02IG503", "TW02IG504", "TW02IG505", "TW02IG506", "TW02IS500", "TW02IS501", "TW02IS502", "TW02IS503", "TW02IS504", "TW02IS505", "TW02IS506", "TW02LB000", "TW02LB001", "TW02LB500", "TW02LB501", "TW02LP000", "TW02LP001", "TW02MG500", "TW02TF000", "UM00CA500", "UM00CB500", "UM00IG500", "UM00IG501", "UM00LB000", "UM00LB500", "UM00LB501", "UM00TF000", "UM01CA500", "UM01CB500", "UM01IG500", "UM01LB500", "UM01LS500", "UM02CA500", "UM02LB500", "UM03CA500", "UM03CB500", "UM03CD500", "UM03CE500", "UM03CF500", "UM03IG500", "UM03IG501", "UM03IG502", "UM03IG503", "UM03LB500", "UM03LB501", "UM03LB502", "UM03LP502", "UM03LS500", "UM05CA500", "UM05CB500", "UM05IG500", "UM05IG501", "UM05LB500", "UM05LB501", "UM05LB502", "UM05LB503", "UM07CA500", "UM07CB500", "UM07CD500", "UM07CE500", "UM07CF500", "UM07ID500", "UM07ID501", "UM07ID502", "UM07IG500", "UM07IG501", "UM07IS500", "UM07IS501", "UM07IS502", "UM07IS503", "UM07IS504", "UM07IS505", "UM07LB500", "UM07LB501", "UM07LB502", "UM07LB503", "UM07LB504", "UM07LB505", "UM07LP502", "UM07LP503", "UM07MA000", "UM07MA001", "UM07MA002", "UM07MA003", "UM07MA004", "UM08LB500", "UM08LB501", "UM09CA500", "UM09CB500", "UM09CD500", "UM09CE500", "UM09CE501", "UM09CF500", "UM09IG500", "UM09IG501", "UM09LB500", "UM09LB501", "UM09LP500", "UM09LP501", "UM10CA500", "UM10CD500", "UM10CE500", "UM10CE501", "UM10CF500", "UM10IG500", "UM10IG501", "UM10LB500", "UM10LB501", "UM10LP500", "UM10LP501", "UM10TF500", "UM11LB500", "UM12CA000", "UM12CA001", "UM12CA002", "UM12CA003", "UM12CB000", "UM12CD000", "UM12CD001", "UM12CE000", "UM12CE001", "UM12CE002", "UM12CF000", "UM12LB000", "UM12LB001", "UM12LB002", "UM12LB003", "UM12LB004", "UM12LB005", "UM12LB006", "UM12LB007", "UM12LB008", "UM12LB009", "UM12LB010", "UM12LB011", "UM12LB012", "UM12LB013", "UM12LB014", "UM12LB015", "UM12LB016", "UM12LB017", "UM12LB018", "UM12LB019", "UM12LB020", "UM12LB021", "UM12LE000", "UM12LE001", "UM12LE002", "UM12LH000", "UM12LH001", "UM12LH002", "UM12LH003", "UM12LH004", "UM12LH005", "UM12LH006", "UM12LH007", "UM12LP000", "UM12LP001", "UM12LP002", "UM12LP003", "UM12LP004", "UM12LP005", "UM12LP006", "UM12LP007", "UM12LP008", "UM12LP009", "UM12LP010", "UM12LP011", "UM12LP012", "UM12LP013", "UM12LP014", "UM12LP015", "UM12LP016", "UM12LR000", "UM12LR001", "UM12LR002", "UM12LR003", "UM12MH000", "UM12MH001", "UM12MH002", "UM12MH003", "UM12MH004", "UM12MH005", "UM12PA000", "UM12PA001", "UM12TC000", "UM12TC001", "UM12TC002", "UM12TC003", "UM12TC004", "UM12TC005", "UM12TF000", "UM13CA000", "UM13CA001", "UM13CB000", "UM13CD000", "UM13CE000", "UM13CF000", "UM13LB000", "UM13LB001", "UM13LB002", "UM13LB003", "UM13LB004", "UM13LB005", "UM13LB006", "UM13LB007", "UM13LB008", "UM13LB009", "UM13LB010", "UM13LB011", "UM13LB012", "UM13LB013", "UM13LE000", "UM13LE001", "UM13LH000", "UM13LH001", "UM13LH002", "UM13LH003", "UM13LH004", "UM13LH005", "UM13LH006", "UM13LP000", "UM13LP001", "UM13LP002", "UM13LP003", "UM13LS000", "UM13LS001", "UM13LS002", "UM13LS003", "UM13LS004", "UM13LS005", "UM13LS006", "UM13MH000", "UM13MH001", "UM13MH002", "UM13PA000", "UM13PL000", "UM13TC000", "UM13TC001", "UM13TC002", "UM13TC003", "UM13TC004", "UM13TC005", "UM13TC006", "UM13TC007", "UM13TF000", "UM15TC000", "UM16LB000", "UM16TF000", "UM17CA000", "UM17CB000", "UM17CD000", "UM17CE000", "UM17CF000", "UM17LB000", "UM17LB001", "UM17LB002", "UM17LB003", "UM17LB004", "UM17LB005", "UM17LB006", "UM17LB007", "UM17LB008", "UM17LB009", "UM17LB010", "UM17LB011", "UM17LE000", "UM17LE001", "UM17LH000", "UM17LH001", "UM17LH002", "UM17LH003", "UM17LH004", "UM17LH005", "UM17LP000", "UM17LP001", "UM17LP002", "UM17LP003", "UM17LP004", "UM17LP005", "UM17LP006", "UM17LP007", "UM17MH000", "UM17MH001", "UM17PA000", "UM17TC000", "UM17TF000", "UM18CA000", "UM18CB000", "UM18CD000", "UM18CE000", "UM18CF000", "UM18LB000", "UM18LB001", "UM18LB002", "UM18LB003", "UM18LB004", "UM18LB005", "UM18LB006", "UM18LB007", "UM18LB008", "UM18LB009", "UM18LE000", "UM18LE001", "UM18LP000", "UM18LP001", "UM18LP002", "UM18LP003", "UM18LP004", "UM18LP005", "UM18PA000", "UM18PL000", "UM18TC000", "UM18TF000", "UM19CA000", "UM19CB000", "UM19CD000", "UM19CE000", "UM19MH000", "UM19MH001", "UM19PA000", "UM19TC000", "UM20CA000", "UM20CD000", "UM20CE000", "UM20CF000", "UM20LB000", "UM20LB001", "UM20LB002", "UM20LB003", "UM20LB004", "UM20LE000", "UM20LE001", "UM20LP000", "UM20LP001", "UM20LP002", "UM20LP003", "UM20LP004", "UM20LP005", "UM20LS000", "UM20TC000", "UM20TC001", "UM20TF000", "UM21CA000", "UM21CD000", "UM21CE000", "UM21CF000", "UM21LB000", "UM21LB001", "UM21LB002", "UM21LB003", "UM21LB004", "UM21LB005", "UM21LB006", "UM21LB007", "UM21LB008", "UM21LB009", "UM21LB010", "UM21LB011", "UM21LB012", "UM21LE000", "UM21LE001", "UM21LE003", "UM21LP000", "UM21LP001", "UM21LP002", "UM21LP003", "UM21LP004", "UM21LP005", "UM21LP008", "UM21MA000", "UM21MX000", "UM21TC000", "UM21TC001", "UM21TC002", "UM21TC003", "UM21TF000", "UM22CA000", "UM22CA001", "UM22CB000", "UM22CC000", "UM22CD000", "UM22CD001", "UM22CE000", "UM22CF000", "UM22LB000", "UM22LB001", "UM22LB002", "UM22LB003", "UM22LB004", "UM22LB005", "UM22LB006", "UM22LB007", "UM22LB008", "UM22LB009", "UM22LB010", "UM22LB011", "UM22LB012", "UM22LB013", "UM22LB014", "UM22LB015", "UM22LB016", "UM22LB017", "UM22LB018", "UM22LB019", "UM22LB020", "UM22LB021", "UM22LB022", "UM22LB023", "UM22LB024", "UM22LB025", "UM22LB026", "UM22LB027", "UM22LB028", "UM22LB029", "UM22LB030", "UM22LB031", "UM22LB032", "UM22LB033", "UM22LB034", "UM22LB035", "UM22LB036", "UM22LB037", "UM22LB038", "UM22LB039", "UM22LB040", "UM22LB041", "UM22LB042", "UM22LB043", "UM22LB044", "UM22LB045", "UM22LB046", "UM22LB047", "UM22LB048", "UM22LB049", "UM22LB050", "UM22LB051", "UM22LB052", "UM22LB053", "UM22LB054", "UM22LB055", "UM22LB056", "UM22LB057", "UM22LB058", "UM22LB059", "UM22LB060", "UM22LB061", "UM22LB062", "UM22LB063", "UM22LB064", "UM22LB065", "UM22LB066", "UM22LB067", "UM22LB068", "UM22LB069", "UM22LB070", "UM22LB071", "UM22LB072", "UM22LB073", "UM22LB074", "UM22LB075", "UM22LB076", "UM22LB077", "UM22LB078", "UM22LB079", "UM22LB080", "UM22LB081", "UM22LB082", "UM22LB083", "UM22LE000", "UM22LE001", "UM22LE002", "UM22LE003", "UM22LE004", "UM22LE005", "UM22LH000", "UM22LH001", "UM22LH002", "UM22LH003", "UM22LH004", "UM22LH005", "UM22LH006", "UM22LH007", "UM22LH008", "UM22LH009", "UM22LH010", "UM22LH011", "UM22LH012", "UM22LH013", "UM22LH014", "UM22LH015", "UM22LH016", "UM22LH017", "UM22LH018", "UM22LH019", "UM22LH020", "UM22LH021", "UM22LH022", "UM22LH023", "UM22LH024", "UM22LH025", "UM22LH026", "UM22LH027", "UM22LH028", "UM22LH029", "UM22LH030", "UM22LH031", "UM22LH032", "UM22LH033", "UM22LH034", "UM22LH035", "UM22LH036", "UM22LH037", "UM22LH038", "UM22LH039", "UM22LH040", "UM22LH041", "UM22LH042", "UM22LH043", "UM22LH044", "UM22LH045", "UM22LH046", "UM22LH047", "UM22LH048", "UM22LH049", "UM22LH050", "UM22LH051", "UM22LH052", "UM22LH053", "UM22LH054", "UM22LH055", "UM22LH056", "UM22LH057", "UM22LH058", "UM22LH059", "UM22LH060", "UM22LH061", "UM22LH062", "UM22LH063", "UM22LH064", "UM22LH065", "UM22LH066", "UM22LH067", "UM22LH068", "UM22LH069", "UM22LH070", "UM22LH071", "UM22LH072", "UM22LH073", "UM22LH074", "UM22LH075", "UM22LH076", "UM22LH077", "UM22LH078", "UM22LH079", "UM22LH080", "UM22LH081", "UM22LH082", "UM22LH083", "UM22LP000", "UM22LP001", "UM22LP002", "UM22LP003", "UM22LP004", "UM22LP005", "UM22LP006", "UM22LP007", "UM22LP008", "UM22LP009", "UM22LP010", "UM22LP011", "UM22LP012", "UM22LP013", "UM22LP014", "UM22LP015", "UM22LP016", "UM22LP017", "UM22LP018", "UM22LP019", "UM22LP020", "UM22LP021", "UM22LP022", "UM22LP023", "UM22LP024", "UM22LP025", "UM22LP026", "UM22LP027", "UM22LP028", "UM22LP029", "UM22LP030", "UM22LP031", "UM22LP032", "UM22LP033", "UM22LP034", "UM22LP035", "UM22LP036", "UM22LP037", "UM22LP038", "UM22LP039", "UM22LP040", "UM22LP041", "UM22LP042", "UM22LP043", "UM22LP044", "UM22LP045", "UM22LP046", "UM22LP047", "UM22LP048", "UM22LP049", "UM22LP050", "UM22LP051", "UM22LP052", "UM22LP053", "UM22LR000", "UM22LR001", "UM22LR002", "UM22LR003", "UM22LR004", "UM22LR005", "UM22LR006", "UM22LR007", "UM22LR008", "UM22LR009", "UM22LR010", "UM22LR011", "UM22MH000", "UM22MH001", "UM22MH002", "UM22MH003", "UM22MX000", "UM22PA000", "UM22PA001", "UM22PL000", "UM22TC000", "UM22TC001", "UM22TC002", "UM22TF000", "UM23LB000", "UM24CA000", "UM24CD000", "UM24CF000", "UM24LB000", "UM24LB001", "UM24LB002", "UM24LB003", "UM24LB004", "UM24LB005", "UM24LB006", "UM24LB007", "UM24LB008", "UM24LB009", "UM24LB010", "UM24LB011", "UM24LB012", "UM24LB013", "UM24LB014", "UM24LB015", "UM24LB016", "UM24LE000", "UM24LE001", "UM24LH000", "UM24LH001", "UM24LH002", "UM24LH003", "UM24LH004", "UM24LH005", "UM24LH006", "UM24LH007", "UM24LH008", "UM24LH009", "UM24LH010", "UM24LH011", "UM24LH012", "UM24LH013", "UM24LH014", "UM24LH015", "UM24LP000", "UM24LP001", "UM24LP002", "UM24LP003", "UM24LP004", "UM24LP005", "UM24LP006", "UM24LP007", "UM24LP008", "UM24LP009", "UM24LP010", "UM24LP011", "UM24LP012", "UM24LS000", "UM24LS001", "UM24LS002", "UM24LS003", "UM24LS004", "UM24LS005", "UM24LS006", "UM24LS007", "UM24LS008", "UM24LS009", "UM24LS010", "UM24LS011", "UM24LS012", "UM24LS013", "UM24LS014", "UM24LS015", "UM24TC000", "UM24TC001", "UM24TF000", "UM25CA000", "UM25CD000", "UM25CF000", "UM25LB000", "UM25LB001", "UM25LB002", "UM25LB003", "UM25LB004", "UM25LB005", "UM25LB006", "UM25LB007", "UM25LB008", "UM25LB009", "UM25LB011", "UM25LB012", "UM25LB013", "UM25LB014", "UM25LB015", "UM25LB016", "UM25LB018", "UM25LB019", "UM25LE000", "UM25LE001", "UM25LE002", "UM25LE003", "UM25LE004", "UM25LP000", "UM25LP001", "UM25LP002", "UM25LP003", "UM25LP004", "UM25LP005", "UM25LP006", "UM25LP007", "UM25LP008", "UM25LP009", "UM25LP010", "UM25LP011", "UM25LP012", "UM25MX000", "UM25TC000", "UM25TF000", "UM28CA000", "UM28CA001", "UM28CB000", "UM28CD000", "UM28CE000", "UM28CF000", "UM28LB000", "UM28LB001", "UM28LB002", "UM28LB003", "UM28LB004", "UM28LB005", "UM28LB006", "UM28LB007", "UM28LB008", "UM28LB009", "UM28LB010", "UM28LB011", "UM28LB012", "UM28LB013", "UM28LB014", "UM28LB015", "UM28LE000", "UM28LE001", "UM28LH000", "UM28LH001", "UM28LH002", "UM28LH003", "UM28LH004", "UM28LH005", "UM28LH006", "UM28LH007", "UM28LH008", "UM28LH009", "UM28LH010", "UM28LH011", "UM28LH012", "UM28LH013", "UM28LH014", "UM28LH015", "UM28LP000", "UM28LP001", "UM28LP002", "UM28LP003", "UM28LS000", "UM28LS001", "UM28LS002", "UM28LS003", "UM28LS004", "UM28LS005", "UM28LS006", "UM28LS007", "UM28LS008", "UM28LS009", "UM28LS010", "UM28LS011", "UM28LS012", "UM28LS013", "UM28LS014", "UM28LS015", "UM28TC000", "UM28TC001", "UM28TF000", "UM29CA000", "UM29CA001", "UM29CB000", "UM29CC000", "UM29CD000", "UM29CD001", "UM29CE000", "UM29CF000", "UM29LB000", "UM29LB001", "UM29LB002", "UM29LB003", "UM29LB004", "UM29LB005", "UM29LB006", "UM29LB007", "UM29LB008", "UM29LB009", "UM29LB010", "UM29LB011", "UM29LB012", "UM29LB013", "UM29LB014", "UM29LB015", "UM29LB016", "UM29LB017", "UM29LB018", "UM29LB019", "UM29LB020", "UM29LB021", "UM29LB022", "UM29LB023", "UM29LB024", "UM29LB025", "UM29LB026", "UM29LB027", "UM29LB028", "UM29LB029", "UM29LB030", "UM29LB031", "UM29LB032", "UM29LB033", "UM29LB034", "UM29LB035", "UM29LB036", "UM29LB037", "UM29LB038", "UM29LB039", "UM29LB040", "UM29LB041", "UM29LB042", "UM29LB043", "UM29LB044", "UM29LE000", "UM29LE001", "UM29LE002", "UM29LE003", "UM29LE004", "UM29LE005", "UM29LE006", "UM29LE007", "UM29LE008", "UM29LH000", "UM29LH001", "UM29LH002", "UM29LH003", "UM29LH004", "UM29LH005", "UM29LH006", "UM29LH007", "UM29LH008", "UM29LH009", "UM29LH010", "UM29LH011", "UM29LH012", "UM29LH013", "UM29LH014", "UM29LH015", "UM29LH016", "UM29LH017", "UM29LH018", "UM29LH019", "UM29LH020", "UM29LH021", "UM29LH022", "UM29LH023", "UM29LH024", "UM29LH025", "UM29LH026", "UM29LH027", "UM29LH028", "UM29LH029", "UM29LH030", "UM29LH031", "UM29LH032", "UM29LH033", "UM29LH034", "UM29LH035", "UM29LH036", "UM29LH037", "UM29LH038", "UM29LH039", "UM29LH040", "UM29LH041", "UM29LH042", "UM29LH043", "UM29LH044", "UM29LP000", "UM29LP001", "UM29LP002", "UM29LP003", "UM29LP004", "UM29LP005", "UM29LP006", "UM29LP007", "UM29LP008", "UM29LP009", "UM29LP010", "UM29LP011", "UM29LP012", "UM29LP013", "UM29LP014", "UM29LP015", "UM29LP016", "UM29LP017", "UM29LP018", "UM29LP019", "UM29LP020", "UM29LP021", "UM29LP022", "UM29LP023", "UM29LP024", "UM29LP025", "UM29LP026", "UM29LP027", "UM29LP028", "UM29LP029", "UM29LR000", "UM29LR001", "UM29LR002", "UM29LR003", "UM29LR004", "UM29LR005", "UM29MH000", "UM29MH001", "UM29PA000", "UM29TC000", "UM29TC001", "UM29TC002", "UM29TF000", "UM31CA000", "UM31CA001", "UM31CA002", "UM31CA003", "UM31CB000", "UM31CC000", "UM31CC001", "UM31CD000", "UM31CD001", "UM31CE000", "UM31CF000", "UM31LB000", "UM31LB001", "UM31LB002", "UM31LB003", "UM31LB004", "UM31LB005", "UM31LB006", "UM31LB007", "UM31LB008", "UM31LB009", "UM31LB010", "UM31LB011", "UM31LB012", "UM31LB013", "UM31LB014", "UM31LB015", "UM31LB016", "UM31LB017", "UM31LB018", "UM31LB019", "UM31LB020", "UM31LB021", "UM31LB022", "UM31LB023", "UM31LB024", "UM31LB025", "UM31LB026", "UM31LB027", "UM31LB028", "UM31LB029", "UM31LB030", "UM31LE000", "UM31LE001", "UM31LH000", "UM31LH001", "UM31LH002", "UM31LH003", "UM31LH004", "UM31LH005", "UM31LH006", "UM31LH007", "UM31LH008", "UM31LH009", "UM31LH010", "UM31LH011", "UM31LH012", "UM31LH013", "UM31LH014", "UM31LH015", "UM31LH016", "UM31LH017", "UM31LH018", "UM31LH019", "UM31LP000", "UM31LP001", "UM31LP002", "UM31LP003", "UM31LP004", "UM31LP005", "UM31LP006", "UM31LP007", "UM31LP008", "UM31LP009", "UM31LP010", "UM31LP011", "UM31LP012", "UM31LP013", "UM31LP014", "UM31LP015", "UM31LP016", "UM31LP017", "UM31LP018", "UM31LP019", "UM31LP020", "UM31LP021", "UM31LP022", "UM31LP023", "UM31LP024", "UM31LP025", "UM31LP026", "UM31LP027", "UM31LP028", "UM31LP029", "UM31LP030", "UM31LR000", "UM31LR001", "UM31LR002", "UM31LR003", "UM31MX000", "UM31TF000", "VS00CA500", "VS00LB500", "VS00LS000", "VS00LS001", "VS00LS002", "VS00TF000", "VS00TF001", "VS01LB000", "VS01LB500", "VS01LP000", "VS01TF000", "VS02CA000", "VS02CA001", "VS02CG000", "VS02LB001", "VS02TF000", "VS03LB000", "VS03TF000", "XL00CA000", "XL00CE000", "XL00LB000", "XL00LB001", "XL00LB002", "XL00LB003", "XL00LB004", "XL00LB005", "XL00LE000", "XL00LE001", "XL00LP000", "XL00LP001", "XL00MF000", "XL00MH000", "XL01CA000", "XL01CE000", "XL01CF001", "XL01IG000", "XL01LB000", "XL01LB001", "XL01LB002", "XL01LB003", "XL01LB004", "XL01LB005", "XL01LE000", "XL01LE001", "XL01LH000", "XL01LH001", "XL01LH002", "XL01LP000", "XL01LP001", "XL01LP002", "XL01LR000", "XL01MF000", "XL01MH000", "XL01PS000", "XL01TC000", "XL01TF000", "XM00CA000", "XM00CB000", "XM00CD000", "XM00CE000", "XM00CF000", "XM00IG000", "XM00LB000", "XM00LB001", "XM00LB002", "XM00LB003", "XM00LB004", "XM00LE000", "XM00LE001", "XM00LP000", "XM00LP001", "XM00LP002", "XM00LP003", "XM00TC000", "XM00TF000" ],
      "date" : 1669885840000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005160:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669885840896014483,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005160/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669885647000,
      "syssize" : 63,
      "sysdate" : 1669885840000,
      "haslayout" : "1",
      "topparent" : "5388396",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5388396,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Physical IP|Embedded Memory", "Physical IP|Memory Compilers|Single Port SRAM Compilers", "Physical IP|Memory Compilers|Dual Port SRAM Compilers", "Physical IP|Memory Compilers|Single Port RF Compilers", "Physical IP|Memory Compilers|Two Port RF Compilers", "Physical IP|Memory Compilers|ROM Compilers", "IP Products|Physical IP|Interface", "Physical IP|IO Products", "Physical IP|Logic Libraries|Logic Libraries Base Kit", "IP Products|Physical IP|Logic", "Physical IP|Logic Libraries|Logic Libraries PMK Kit", "Physical IP|Routing Kits", "Physical IP|Logic Libraries|Logic Libraries ECO Kit", "Physical IP|Memory FCIs", "Physical IP|Logic Libraries|Logic Libraries HPK Kit", "Physical IP|POP Products", "Physical IP|Logic Libraries|Logic Libraries RKLO Kit", "Physical IP|Logic Libraries|Logic Libraries Supplemental Cell Kit", "Physical IP|Memory Compilers|Two Port SRAM Compilers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|DesignStart", "IP Products|DesignStart|Physical IP", "IP Products|Physical IP", "IP Products|Physical IP|Embedded Memory", "IP Products|Physical IP|Interface", "IP Products|Physical IP|Logic" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669885841000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005160/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005160/1-0/?lang=en",
      "modified" : 1669885614000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669885840896014483,
      "uri" : "https://developer.arm.com/documentation/ka005160/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I know when a new version of Arm IP is available?",
    "Uri" : "https://developer.arm.com/documentation/ka005160/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005160/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005160/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005160/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "The Realm Management Extension (RME), for SMMUv3",
    "uri" : "https://developer.arm.com/documentation/ihi0094/ac/en/pdf/IHI0094A_c_smmu_rme_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0094/ac/en/pdf/IHI0094A_c_smmu_rme_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62039bba965f7d118e3f626c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0094/ac/en/pdf/IHI0094A_c_smmu_rme_supplement.pdf",
    "excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2021-2022 Arm Limited (or its afﬁliates). All rights reserved. ... A.c",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM IHI 0094 EAC A.c Non-conﬁdential Arm® System Memory Management Unit Architecture Supplement - The Realm Management",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "The Realm Management Extension (RME), for SMMUv3",
      "uri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0094/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0094/ac/en",
      "excerpt" : "The Realm Management Extension (RME), for SMMUv3 Arm System Memory Management Unit Architecture Supplement ... Click Download to view. The Realm Management Extension (RME), for SMMUv3 SMMU",
      "firstSentences" : "The Realm Management Extension (RME), for SMMUv3 Arm System Memory Management Unit Architecture Supplement This document is only available in a PDF version. Click Download to view. The Realm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The Realm Management Extension (RME), for SMMUv3 ",
        "document_number" : "ihi0094",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049945",
        "sysurihash" : "AIzqs3Ow46H1tfCX",
        "urihash" : "AIzqs3Ow46H1tfCX",
        "sysuri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
        "systransactionid" : 884482,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1644364800000,
        "topparentid" : 5049945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644403642000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c9e24a5e02d07b2790" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1652104584000,
        "permanentid" : "5d95a9a20e22d45d6cea5d479eeb784e3e3117c1a62ef125c38548f453c1",
        "syslanguage" : [ "English" ],
        "itemid" : "62039bba965f7d118e3f626a",
        "transactionid" : 884482,
        "title" : "The Realm Management Extension (RME), for SMMUv3 ",
        "products" : [ "SMMU" ],
        "date" : 1652104584000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Networking", "Security" ],
        "document_id" : "ihi0094:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1652104584657276284,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 234,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0094/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652104557215,
        "syssize" : 234,
        "sysdate" : 1652104584000,
        "haslayout" : "1",
        "topparent" : "5049945",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049945,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document specifies the behavior of new SMMU features to support features introduced in the Realm Management Extension.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|System Memory Management Unit" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|System Memory Management Unit" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652104584000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0094/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0094/ac/?lang=en",
        "modified" : 1652104553000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652104584657276284,
        "uri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
        "syscollection" : "default"
      },
      "Title" : "The Realm Management Extension (RME), for SMMUv3",
      "Uri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0094/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0094/ac/en",
      "Excerpt" : "The Realm Management Extension (RME), for SMMUv3 Arm System Memory Management Unit Architecture Supplement ... Click Download to view. The Realm Management Extension (RME), for SMMUv3 SMMU",
      "FirstSentences" : "The Realm Management Extension (RME), for SMMUv3 Arm System Memory Management Unit Architecture Supplement This document is only available in a PDF version. Click Download to view. The Realm ..."
    },
    "childResults" : [ {
      "title" : "The Realm Management Extension (RME), for SMMUv3",
      "uri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0094/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0094/ac/en",
      "excerpt" : "The Realm Management Extension (RME), for SMMUv3 Arm System Memory Management Unit Architecture Supplement ... Click Download to view. The Realm Management Extension (RME), for SMMUv3 SMMU",
      "firstSentences" : "The Realm Management Extension (RME), for SMMUv3 Arm System Memory Management Unit Architecture Supplement This document is only available in a PDF version. Click Download to view. The Realm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The Realm Management Extension (RME), for SMMUv3 ",
        "document_number" : "ihi0094",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049945",
        "sysurihash" : "AIzqs3Ow46H1tfCX",
        "urihash" : "AIzqs3Ow46H1tfCX",
        "sysuri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
        "systransactionid" : 884482,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1644364800000,
        "topparentid" : 5049945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644403642000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c9e24a5e02d07b2790" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1652104584000,
        "permanentid" : "5d95a9a20e22d45d6cea5d479eeb784e3e3117c1a62ef125c38548f453c1",
        "syslanguage" : [ "English" ],
        "itemid" : "62039bba965f7d118e3f626a",
        "transactionid" : 884482,
        "title" : "The Realm Management Extension (RME), for SMMUv3 ",
        "products" : [ "SMMU" ],
        "date" : 1652104584000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Networking", "Security" ],
        "document_id" : "ihi0094:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1652104584657276284,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 234,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0094/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1652104557215,
        "syssize" : 234,
        "sysdate" : 1652104584000,
        "haslayout" : "1",
        "topparent" : "5049945",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049945,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document specifies the behavior of new SMMU features to support features introduced in the Realm Management Extension.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|System Memory Management Unit" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|System Memory Management Unit" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1652104584000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0094/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0094/ac/?lang=en",
        "modified" : 1652104553000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1652104584657276284,
        "uri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
        "syscollection" : "default"
      },
      "Title" : "The Realm Management Extension (RME), for SMMUv3",
      "Uri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0094/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0094/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0094/ac/en",
      "Excerpt" : "The Realm Management Extension (RME), for SMMUv3 Arm System Memory Management Unit Architecture Supplement ... Click Download to view. The Realm Management Extension (RME), for SMMUv3 SMMU",
      "FirstSentences" : "The Realm Management Extension (RME), for SMMUv3 Arm System Memory Management Unit Architecture Supplement This document is only available in a PDF version. Click Download to view. The Realm ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "The Realm Management Extension (RME), for SMMUv3 ",
      "document_number" : "ihi0094",
      "document_version" : "ac",
      "content_type" : "Architecture Document",
      "systopparent" : "5049945",
      "sysurihash" : "nRg0Wp8b2th2tBdp",
      "urihash" : "nRg0Wp8b2th2tBdp",
      "sysuri" : "https://developer.arm.com/documentation/ihi0094/ac/en/pdf/IHI0094A_c_smmu_rme_supplement.pdf",
      "systransactionid" : 884482,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644364800000,
      "topparentid" : 5049945,
      "numberofpages" : 57,
      "sysconcepts" : "configuration ; SMMU ; physical address ; transactions ; translation ; invalidation ; granule protection ; NoStreamID devices ; programming interfaces ; protection checks ; faults ; lookup errors ; Root Control ; RME ; reset behavior ; address space",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec74c8e24a5e02d07b278c|5eec74c9e24a5e02d07b2790" ],
      "attachmentparentid" : 5049945,
      "parentitem" : "62039bba965f7d118e3f626a",
      "concepts" : "configuration ; SMMU ; physical address ; transactions ; translation ; invalidation ; granule protection ; NoStreamID devices ; programming interfaces ; protection checks ; faults ; lookup errors ; Root Control ; RME ; reset behavior ; address space",
      "documenttype" : "pdf",
      "isattachment" : "5049945",
      "sysindexeddate" : 1652104585000,
      "permanentid" : "d563b1ba7a349472f61f44c7a5d64fdcb0fa178adb4a47d2612167b25a66",
      "syslanguage" : [ "English" ],
      "itemid" : "62039bba965f7d118e3f626c",
      "transactionid" : 884482,
      "title" : "The Realm Management Extension (RME), for SMMUv3 ",
      "date" : 1652104584000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0094:ac:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1652104584975873336,
      "sysisattachment" : "5049945",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5049945,
      "size" : 272374,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62039bba965f7d118e3f626c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652104559176,
      "syssize" : 272374,
      "sysdate" : 1652104584000,
      "topparent" : "5049945",
      "label_version" : "A.c",
      "systopparentid" : 5049945,
      "content_description" : "This document specifies the behavior of new SMMU features to support features introduced in the Realm Management Extension.",
      "wordcount" : 1113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|System Components|System Memory Management Unit" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|System Components", "Architectures|System Architecture|System Components|System Memory Management Unit" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652104585000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62039bba965f7d118e3f626c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652104584975873336,
      "uri" : "https://developer.arm.com/documentation/ihi0094/ac/en/pdf/IHI0094A_c_smmu_rme_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "The Realm Management Extension (RME), for SMMUv3",
    "Uri" : "https://developer.arm.com/documentation/ihi0094/ac/en/pdf/IHI0094A_c_smmu_rme_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0094/ac/en/pdf/IHI0094A_c_smmu_rme_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62039bba965f7d118e3f626c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0094/ac/en/pdf/IHI0094A_c_smmu_rme_supplement.pdf",
    "Excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... Copyright © 2021-2022 Arm Limited (or its afﬁliates). All rights reserved. ... A.c",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM IHI 0094 EAC A.c Non-conﬁdential Arm® System Memory Management Unit Architecture Supplement - The Realm Management"
  }, {
    "title" : "ACPI for CoreSight Performance Monitoring Unit Architecture",
    "uri" : "https://developer.arm.com/documentation/den0117/0100/en/pdf/DEN0117_ACPI_for_CoreSight_Performance_Monitoring_Unit_Architecture_1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0117/0100/en/pdf/DEN0117_ACPI_for_CoreSight_Performance_Monitoring_Unit_Architecture_1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/620385f3965f7d118e3f6266",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0117/0100/en/pdf/DEN0117_ACPI_for_CoreSight_Performance_Monitoring_Unit_Architecture_1_0.pdf",
    "excerpt" : "Page 3 of 11 ... Date ... 2022/Jan/31 1.0 ... Changes ... Version 1.0, external release. Copyright © 2022 Arm Limited or its afﬁliates. All rights reserved. Non-conﬁdential DEN0117",
    "firstSentences" : "ACPI for CoreSight™ Performance Monitoring Unit Architecture 1.0 Platform Design Document Non-conﬁdential Copyright © 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0117",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ACPI for CoreSight Performance Monitoring Unit Architecture",
      "uri" : "https://developer.arm.com/documentation/den0117/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/den0117/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/den0117/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0117/0100/en",
      "excerpt" : "ACPI for CoreSight Performance Monitoring Unit Architecture This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for CoreSight Performance Monitoring Unit Architecture This document is only available in a PDF version. Click Download to view. ACPI for CoreSight Performance Monitoring Unit Architecture ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for CoreSight Performance Monitoring Unit Architecture ",
        "document_number" : "den0117",
        "document_version" : "0100",
        "content_type" : "Architecture Document",
        "systopparent" : "5049934",
        "sysurihash" : "8CBR4yqAh7BLmvNH",
        "urihash" : "8CBR4yqAh7BLmvNH",
        "sysuri" : "https://developer.arm.com/documentation/den0117/0100/en",
        "systransactionid" : 864259,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644364800000,
        "topparentid" : 5049934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644398067000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148842000,
        "permanentid" : "a7c8737e25ed23aafdebd612f6e5b5c691a042be9a5b3dec5c5b6257d5d9",
        "syslanguage" : [ "English" ],
        "itemid" : "620385f3965f7d118e3f6264",
        "transactionid" : 864259,
        "title" : "ACPI for CoreSight Performance Monitoring Unit Architecture ",
        "products" : [ "ACPI" ],
        "date" : 1649148842000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64" ],
        "document_id" : "den0117:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Kernel Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148842093009111,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0117/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148662920,
        "syssize" : 198,
        "sysdate" : 1649148842000,
        "haslayout" : "1",
        "topparent" : "5049934",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049934,
        "content_description" : "This document specifies the ACPI description of Performance Monitoring Unit (PMU) support in an Arm-based system that consists of components that implement the CoreSight Performance Monitoring Unit (PMU) architecture.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148842000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0117/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0117/0100/?lang=en",
        "modified" : 1647451764000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148842093009111,
        "uri" : "https://developer.arm.com/documentation/den0117/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for CoreSight Performance Monitoring Unit Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0117/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0117/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0117/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0117/0100/en",
      "Excerpt" : "ACPI for CoreSight Performance Monitoring Unit Architecture This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for CoreSight Performance Monitoring Unit Architecture This document is only available in a PDF version. Click Download to view. ACPI for CoreSight Performance Monitoring Unit Architecture ACPI"
    },
    "childResults" : [ {
      "title" : "ACPI for CoreSight Performance Monitoring Unit Architecture",
      "uri" : "https://developer.arm.com/documentation/den0117/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/den0117/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/den0117/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0117/0100/en",
      "excerpt" : "ACPI for CoreSight Performance Monitoring Unit Architecture This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ACPI for CoreSight Performance Monitoring Unit Architecture This document is only available in a PDF version. Click Download to view. ACPI for CoreSight Performance Monitoring Unit Architecture ACPI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACPI for CoreSight Performance Monitoring Unit Architecture ",
        "document_number" : "den0117",
        "document_version" : "0100",
        "content_type" : "Architecture Document",
        "systopparent" : "5049934",
        "sysurihash" : "8CBR4yqAh7BLmvNH",
        "urihash" : "8CBR4yqAh7BLmvNH",
        "sysuri" : "https://developer.arm.com/documentation/den0117/0100/en",
        "systransactionid" : 864259,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644364800000,
        "topparentid" : 5049934,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644398067000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148842000,
        "permanentid" : "a7c8737e25ed23aafdebd612f6e5b5c691a042be9a5b3dec5c5b6257d5d9",
        "syslanguage" : [ "English" ],
        "itemid" : "620385f3965f7d118e3f6264",
        "transactionid" : 864259,
        "title" : "ACPI for CoreSight Performance Monitoring Unit Architecture ",
        "products" : [ "ACPI" ],
        "date" : 1649148842000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64" ],
        "document_id" : "den0117:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Kernel Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148842093009111,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0117/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148662920,
        "syssize" : 198,
        "sysdate" : 1649148842000,
        "haslayout" : "1",
        "topparent" : "5049934",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049934,
        "content_description" : "This document specifies the ACPI description of Performance Monitoring Unit (PMU) support in an Arm-based system that consists of components that implement the CoreSight Performance Monitoring Unit (PMU) architecture.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148842000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0117/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0117/0100/?lang=en",
        "modified" : 1647451764000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148842093009111,
        "uri" : "https://developer.arm.com/documentation/den0117/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ACPI for CoreSight Performance Monitoring Unit Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0117/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0117/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0117/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0117/0100/en",
      "Excerpt" : "ACPI for CoreSight Performance Monitoring Unit Architecture This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ACPI for CoreSight Performance Monitoring Unit Architecture This document is only available in a PDF version. Click Download to view. ACPI for CoreSight Performance Monitoring Unit Architecture ACPI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ACPI for CoreSight Performance Monitoring Unit Architecture ",
      "document_number" : "den0117",
      "document_version" : "0100",
      "content_type" : "Architecture Document",
      "systopparent" : "5049934",
      "sysurihash" : "hSI6X4VNu1jIVZAr",
      "urihash" : "hSI6X4VNu1jIVZAr",
      "sysuri" : "https://developer.arm.com/documentation/den0117/0100/en/pdf/DEN0117_ACPI_for_CoreSight_Performance_Monitoring_Unit_Architecture_1_0.pdf",
      "systransactionid" : 864259,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644364800000,
      "topparentid" : 5049934,
      "numberofpages" : 11,
      "sysconcepts" : "Arm Limited ; PMU ; node instances ; intellectual property ; Licensee ; standard events ; base address ; Subsidiaries ; export laws ; third parties ; licences granted ; English Law ; termination ; PMU node ; device object ; rights reserved",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 5049934,
      "parentitem" : "620385f3965f7d118e3f6264",
      "concepts" : "Arm Limited ; PMU ; node instances ; intellectual property ; Licensee ; standard events ; base address ; Subsidiaries ; export laws ; third parties ; licences granted ; English Law ; termination ; PMU node ; device object ; rights reserved",
      "documenttype" : "pdf",
      "isattachment" : "5049934",
      "sysindexeddate" : 1649148842000,
      "permanentid" : "e78bcfc9270df28de70d52624870c52f40837c326dfc403f4b05fe501d1b",
      "syslanguage" : [ "English" ],
      "itemid" : "620385f3965f7d118e3f6266",
      "transactionid" : 864259,
      "title" : "ACPI for CoreSight Performance Monitoring Unit Architecture ",
      "date" : 1649148842000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0117:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Kernel Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148842332396338,
      "sysisattachment" : "5049934",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5049934,
      "size" : 58208,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/620385f3965f7d118e3f6266",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148663716,
      "syssize" : 58208,
      "sysdate" : 1649148842000,
      "topparent" : "5049934",
      "label_version" : "1.0",
      "systopparentid" : 5049934,
      "content_description" : "This document specifies the ACPI description of Performance Monitoring Unit (PMU) support in an Arm-based system that consists of components that implement the CoreSight Performance Monitoring Unit (PMU) architecture.",
      "wordcount" : 565,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148842000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/620385f3965f7d118e3f6266",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148842332396338,
      "uri" : "https://developer.arm.com/documentation/den0117/0100/en/pdf/DEN0117_ACPI_for_CoreSight_Performance_Monitoring_Unit_Architecture_1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "ACPI for CoreSight Performance Monitoring Unit Architecture",
    "Uri" : "https://developer.arm.com/documentation/den0117/0100/en/pdf/DEN0117_ACPI_for_CoreSight_Performance_Monitoring_Unit_Architecture_1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0117/0100/en/pdf/DEN0117_ACPI_for_CoreSight_Performance_Monitoring_Unit_Architecture_1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/620385f3965f7d118e3f6266",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0117/0100/en/pdf/DEN0117_ACPI_for_CoreSight_Performance_Monitoring_Unit_Architecture_1_0.pdf",
    "Excerpt" : "Page 3 of 11 ... Date ... 2022/Jan/31 1.0 ... Changes ... Version 1.0, external release. Copyright © 2022 Arm Limited or its afﬁliates. All rights reserved. Non-conﬁdential DEN0117",
    "FirstSentences" : "ACPI for CoreSight™ Performance Monitoring Unit Architecture 1.0 Platform Design Document Non-conﬁdential Copyright © 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0117"
  }, {
    "title" : "DCPS1: Debug Change PE State to EL1.",
    "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "excerpt" : "For more information on the operation of the DCPS<n> instructions, see DCPS. T1 15 14 13 12 11 10 9 ... \\/\\/ Update EDSCR PE state flags DCPS1: Debug Change PE State to EL1. Armv8-AArmv9-A",
    "firstSentences" : "DCPS1 Debug Change PE State to EL1 allows the debugger to move the PE into EL1 from EL0 or to a specific mode at the current Exception level. DCPS1 is undefined if any of: The PE is in Non-debug ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "L2e1Ow7haUqvr5Xf",
        "urihash" : "L2e1Ow7haUqvr5Xf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "systransactionid" : 981191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1664979270000,
        "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91231ea212bb6626783",
        "transactionid" : 981191,
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1664979270000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1664979270777063559,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664979262209,
        "syssize" : 208,
        "sysdate" : 1664979270000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664979270000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664979270777063559,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
    },
    "childResults" : [ {
      "title" : "Unconditional instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "excerpt" : "of different lengths. ... encodings Barriers These instructions are under Memory hints and barriers. ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 ...",
      "firstSentences" : "Unconditional instructions These instructions are under the top-level. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 11110 op0 op1 Decode fields Instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981191,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Unconditional instructions ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "g5m1J61ssQMDañlh",
        "urihash" : "g5m1J61ssQMDañlh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "Advanced SIMD ; barriers ; Miscellaneous ; registers ; lengths ; modified immediate ; op2 op3 ; scalar ; Change Process State ; structure load ; Memory hints ; Instruction details ; op1 ; op0 ; lanes ; VST1",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "Advanced SIMD ; barriers ; Miscellaneous ; registers ; lengths ; modified immediate ; op2 op3 ; scalar ; Change Process State ; structure load ; Memory hints ; Instruction details ; op1 ; op0 ; lanes ; VST1",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750730000,
        "permanentid" : "01e3e0ddff6eb7fb4e25b76d4fbf425170b5e872c8fa5e4d236cdac5b6ff",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda92c31ea212bb662704f",
        "transactionid" : 924305,
        "title" : "Unconditional instructions ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750730000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750730878225634,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 21767,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642268,
        "syssize" : 21767,
        "sysdate" : 1658750730000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 429,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750730000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750730878225634,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
        "syscollection" : "default"
      },
      "Title" : "Unconditional instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "Excerpt" : "of different lengths. ... encodings Barriers These instructions are under Memory hints and barriers. ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 ...",
      "FirstSentences" : "Unconditional instructions These instructions are under the top-level. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 11110 op0 op1 Decode fields Instruction ..."
    }, {
      "title" : "ADC, ADCS (immediate): Add with Carry (immediate).",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores PSTATE ... See Modified immediate constants in T32 instructions for the range of values. ... Armv8-AArmv9-A",
      "firstSentences" : "ADC, ADCS (immediate) Add with Carry (immediate) adds an immediate value and the Carry flag value to a register value, and writes the result to the destination register. If the destination ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981191,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ADC, ADCS (immediate): Add with Carry (immediate). ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "IWI1oDV0CXyQeNmj",
        "urihash" : "IWI1oDV0CXyQeNmj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "destination register ; ADCS variant ; instruction ; flags ; immediate ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "destination register ; ADCS variant ; instruction ; flags ; immediate ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750730000,
        "permanentid" : "4fae0830bc2601873d51006380b5d0e6b300d37fb3c92ccb4d1d0339fe9d",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91331ea212bb66267b2",
        "transactionid" : 924305,
        "title" : "ADC, ADCS (immediate): Add with Carry (immediate). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750730000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750730763899797,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 4171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642252,
        "syssize" : 4171,
        "sysdate" : 1658750730000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 210,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750730000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750730763899797,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
        "syscollection" : "default"
      },
      "Title" : "ADC, ADCS (immediate): Add with Carry (immediate).",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "Excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores PSTATE ... See Modified immediate constants in T32 instructions for the range of values. ... Armv8-AArmv9-A",
      "FirstSentences" : "ADC, ADCS (immediate) Add with Carry (immediate) adds an immediate value and the Carry flag value to a register value, and writes the result to the destination register. If the destination ..."
    }, {
      "title" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register).",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "excerpt" : "<Rm> Is the second general-purpose source register, encoded in the \\\"Rm\\\" field. ... AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). Armv8-AArmv9-A",
      "firstSentences" : "AND, ANDS (register-shifted register) Bitwise AND (register-shifted register) performs a bitwise AND of a register value and a register-shifted register value. It writes the result to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981191,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "sIgmuHZNHVKLaTxu",
        "urihash" : "sIgmuHZNHVKLaTxu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "register-shifted register ; flags ; destination ; bitwise ; ANDS ; unpredictable behavior ; UInt ; stype ; instruction ; asynchronous exceptions ; unchanged Operational ; Architectural Constraints ; EncodingSpecificOperations ; ConditionPassed ; DecodeRegShift",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "register-shifted register ; flags ; destination ; bitwise ; ANDS ; unpredictable behavior ; UInt ; stype ; instruction ; asynchronous exceptions ; unchanged Operational ; Architectural Constraints ; EncodingSpecificOperations ; ConditionPassed ; DecodeRegShift",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750727000,
        "permanentid" : "ac096c513610c97ac1cb4d3e39e934675b37100cdec2075cc9dce1453620",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91431ea212bb66267c9",
        "transactionid" : 924305,
        "title" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750727000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750727335225509,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 2411,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642174,
        "syssize" : 2411,
        "sysdate" : 1658750727000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750727000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750727335225509,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
        "syscollection" : "default"
      },
      "Title" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register).",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "Excerpt" : "<Rm> Is the second general-purpose source register, encoded in the \\\"Rm\\\" field. ... AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). Armv8-AArmv9-A",
      "FirstSentences" : "AND, ANDS (register-shifted register) Bitwise AND (register-shifted register) performs a bitwise AND of a register value and a register-shifted register value. It writes the result to the ..."
    } ],
    "totalNumberOfChildResults" : 26,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DCPS1: Debug Change PE State to EL1. ",
      "document_number" : "ddi0597",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5308497",
      "sysurihash" : "DKcmrv2neDI4xfww",
      "urihash" : "DKcmrv2neDI4xfww",
      "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
      "systransactionid" : 924305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657279632000,
      "topparentid" : 5308497,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657645330000,
      "sysconcepts" : "using AArch64 ; EL1 ; EL2 ; PE ; tge ; EL0 ; DCPS1 ; EL ; ELUsingAArch32 ; nif EL2Enabled ; decoding required ; Exception level ; HavePANExt ; WriteMode ; instructions ; debugger",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5308497,
      "parentitem" : "62cda91231ea212bb6626783",
      "concepts" : "using AArch64 ; EL1 ; EL2 ; PE ; tge ; EL0 ; DCPS1 ; EL ; ELUsingAArch32 ; nif EL2Enabled ; decoding required ; Exception level ; HavePANExt ; WriteMode ; instructions ; debugger",
      "documenttype" : "html",
      "isattachment" : "5308497",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1658750731000,
      "permanentid" : "a9c80efccc58e6d4a2d85a86ae863abf00ed549124a9aae499a06982e8f7",
      "syslanguage" : [ "English" ],
      "itemid" : "62cda91531ea212bb662680e",
      "transactionid" : 924305,
      "title" : "DCPS1: Debug Change PE State to EL1. ",
      "products" : [ "Armv9-A", "Armv8-A" ],
      "date" : 1658750731000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "ddi0597:2022-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750731694176006,
      "sysisattachment" : "5308497",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5308497,
      "size" : 2706,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750642080,
      "syssize" : 2706,
      "sysdate" : 1658750731000,
      "haslayout" : "1",
      "topparent" : "5308497",
      "label_version" : "2022-06",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5308497,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750731000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
      "modified" : 1658750610000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750731694176006,
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
      "syscollection" : "default"
    },
    "Title" : "DCPS1: Debug Change PE State to EL1.",
    "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "Excerpt" : "For more information on the operation of the DCPS<n> instructions, see DCPS. T1 15 14 13 12 11 10 9 ... \\/\\/ Update EDSCR PE state flags DCPS1: Debug Change PE State to EL1. Armv8-AArmv9-A",
    "FirstSentences" : "DCPS1 Debug Change PE State to EL1 allows the debugger to move the PE into EL1 from EL0 or to a specific mode at the current Exception level. DCPS1 is undefined if any of: The PE is in Non-debug ..."
  }, {
    "title" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0587/dd/en/pdf/DDI0587D_d_RAS_Supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0587/dd/en/pdf/DDI0587D_d_RAS_Supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/63185614f72fad1903828eda",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0587/dd/en/pdf/DDI0587D_d_RAS_Supplement.pdf",
    "excerpt" : "CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... SUCH DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... D.d",
    "firstSentences" : "Arm Architecture Reference Manual Supplement Reliability, Availability, and Serviceability (RAS), for A-proﬁle architecture Copyright © 2017-2022 Arm Limited or its afﬁliates. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0587/dd/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0587/dd/en",
      "excerpt" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a ... Click Download to view.",
      "firstSentences" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture ",
        "document_number" : "ddi0587",
        "document_version" : "dd",
        "content_type" : "Architecture Document",
        "systopparent" : "5327123",
        "sysurihash" : "juiUM9qWLsNFgEbr",
        "urihash" : "juiUM9qWLsNFgEbr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
        "systransactionid" : 960665,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1662508800000,
        "topparentid" : 5327123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662539284000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662539304000,
        "permanentid" : "fa5086a5afc402d4f5e2f45676ceef9845095b333a40fac3c69beaac8122",
        "syslanguage" : [ "English" ],
        "itemid" : "63185614f72fad1903828ed8",
        "transactionid" : 960665,
        "title" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture ",
        "products" : [ "Armv8-A", "Armv9-A" ],
        "date" : 1662539304000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "ddi0587:dd:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Kernel Developers", "Silicon Specialists", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Kernel Developers", "Silicon Specialists", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1662539304212905297,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 297,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0587/dd/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662539301494,
        "syssize" : 297,
        "sysdate" : 1662539304000,
        "haslayout" : "1",
        "topparent" : "5327123",
        "label_version" : "D.d",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5327123,
        "content_description" : "This document describes the RAS Extension, and must be read in conjunction with the ARM Architecture Reference Manual for A-profile.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662539304000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0587/dd/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0587/dd/?lang=en",
        "modified" : 1662539284000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662539304212905297,
        "uri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
        "syscollection" : "default"
      },
      "Title" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0587/dd/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0587/dd/en",
      "Excerpt" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a ... Click Download to view.",
      "FirstSentences" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view."
    },
    "childResults" : [ {
      "title" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0587/dd/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0587/dd/en",
      "excerpt" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a ... Click Download to view.",
      "firstSentences" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture ",
        "document_number" : "ddi0587",
        "document_version" : "dd",
        "content_type" : "Architecture Document",
        "systopparent" : "5327123",
        "sysurihash" : "juiUM9qWLsNFgEbr",
        "urihash" : "juiUM9qWLsNFgEbr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
        "systransactionid" : 960665,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1662508800000,
        "topparentid" : 5327123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662539284000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1662539304000,
        "permanentid" : "fa5086a5afc402d4f5e2f45676ceef9845095b333a40fac3c69beaac8122",
        "syslanguage" : [ "English" ],
        "itemid" : "63185614f72fad1903828ed8",
        "transactionid" : 960665,
        "title" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture ",
        "products" : [ "Armv8-A", "Armv9-A" ],
        "date" : 1662539304000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8", "Armv9" ],
        "document_id" : "ddi0587:dd:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Kernel Developers", "Silicon Specialists", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "Kernel Developers", "Silicon Specialists", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1662539304212905297,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 297,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0587/dd/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662539301494,
        "syssize" : 297,
        "sysdate" : 1662539304000,
        "haslayout" : "1",
        "topparent" : "5327123",
        "label_version" : "D.d",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5327123,
        "content_description" : "This document describes the RAS Extension, and must be read in conjunction with the ARM Architecture Reference Manual for A-profile.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662539304000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0587/dd/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0587/dd/?lang=en",
        "modified" : 1662539284000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662539304212905297,
        "uri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
        "syscollection" : "default"
      },
      "Title" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0587/dd/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0587/dd/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0587/dd/en",
      "Excerpt" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a ... Click Download to view.",
      "FirstSentences" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture ",
      "document_number" : "ddi0587",
      "document_version" : "dd",
      "content_type" : "Architecture Document",
      "systopparent" : "5327123",
      "sysurihash" : "fJZTE4TlQRMMqD7U",
      "urihash" : "fJZTE4TlQRMMqD7U",
      "sysuri" : "https://developer.arm.com/documentation/ddi0587/dd/en/pdf/DDI0587D_d_RAS_Supplement.pdf",
      "systransactionid" : 960665,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1662508800000,
      "topparentid" : 5327123,
      "numberofpages" : 213,
      "sysconcepts" : "architecturally UNKNOWN ; Arm Limited ; Cold reset ; registers ; implementer ; fault handling ; physical address ; errors recorded ; requests ; transactions ; PE ; mechanisms ; exceptions ; arm ; silently propagated ; System Architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5327123,
      "parentitem" : "63185614f72fad1903828ed8",
      "concepts" : "architecturally UNKNOWN ; Arm Limited ; Cold reset ; registers ; implementer ; fault handling ; physical address ; errors recorded ; requests ; transactions ; PE ; mechanisms ; exceptions ; arm ; silently propagated ; System Architecture",
      "documenttype" : "pdf",
      "isattachment" : "5327123",
      "sysindexeddate" : 1662539305000,
      "permanentid" : "6be7a5480c3eacaa6419ce4c8960cc07d9e325dff08312a489ffc50bf016",
      "syslanguage" : [ "English" ],
      "itemid" : "63185614f72fad1903828eda",
      "transactionid" : 960665,
      "title" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture ",
      "date" : 1662539305000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0587:dd:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Kernel Developers", "Silicon Specialists", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "Kernel Developers", "Silicon Specialists", "Software Developers", "Embedded Software Developers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1662539305130585584,
      "sysisattachment" : "5327123",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5327123,
      "size" : 896749,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/63185614f72fad1903828eda",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662539303271,
      "syssize" : 896749,
      "sysdate" : 1662539305000,
      "topparent" : "5327123",
      "label_version" : "D.d",
      "systopparentid" : 5327123,
      "content_description" : "This document describes the RAS Extension, and must be read in conjunction with the ARM Architecture Reference Manual for A-profile.",
      "wordcount" : 2859,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662539305000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/63185614f72fad1903828eda",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662539305130585584,
      "uri" : "https://developer.arm.com/documentation/ddi0587/dd/en/pdf/DDI0587D_d_RAS_Supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "Reliability, Availability, and Serviceability (RAS), for A-profile architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0587/dd/en/pdf/DDI0587D_d_RAS_Supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0587/dd/en/pdf/DDI0587D_d_RAS_Supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/63185614f72fad1903828eda",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0587/dd/en/pdf/DDI0587D_d_RAS_Supplement.pdf",
    "Excerpt" : "CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... SUCH DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... D.d",
    "FirstSentences" : "Arm Architecture Reference Manual Supplement Reliability, Availability, and Serviceability (RAS), for A-proﬁle architecture Copyright © 2017-2022 Arm Limited or its afﬁliates. All rights reserved."
  }, {
    "title" : "Arm System Control and Management Interface",
    "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "firstSentences" : "Arm® System Control and Management Interface Platform Design Document Copyright © 2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    },
    "childResults" : [ {
      "title" : "Arm System Control and Management Interface",
      "uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "firstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm System Control and Management Interface ",
        "document_number" : "den0056",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "4921068",
        "sysurihash" : "W56M6bHpadCzFBWt",
        "urihash" : "W56M6bHpadCzFBWt",
        "sysuri" : "https://developer.arm.com/documentation/den0056/d/en",
        "systransactionid" : 917828,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647302400000,
        "topparentid" : 4921068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647422716000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643451000,
        "permanentid" : "2d7fb42aed890444787cc2c3a5d6e7ea814ca50361acead2a168c12ed67f",
        "syslanguage" : [ "English" ],
        "itemid" : "6231acfc8804d00769e9db67",
        "transactionid" : 917828,
        "title" : "Arm System Control and Management Interface ",
        "products" : [ "SCMI", "ACPI" ],
        "date" : 1657643451000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Performance", "Total Compute" ],
        "document_id" : "den0056:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643451111571510,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643446771,
        "syssize" : 191,
        "sysdate" : 1657643451000,
        "haslayout" : "1",
        "topparent" : "4921068",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4921068,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643451000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0056/d/?lang=en",
        "modified" : 1657643411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643451111571510,
        "uri" : "https://developer.arm.com/documentation/den0056/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm System Control and Management Interface",
      "Uri" : "https://developer.arm.com/documentation/den0056/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0056/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en",
      "Excerpt" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF ... Click Download to view. Arm System Control and Management Interface SCMI",
      "FirstSentences" : "Arm System Control and Management Interface Platform Design Document This document is only available in a PDF version. Click Download to view. Arm System Control and Management Interface SCMI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm System Control and Management Interface ",
      "document_number" : "den0056",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "4921068",
      "sysauthor" : "Souvik.Chakravarty@arm.com",
      "sysurihash" : "Nnðf3ñ0DjyVqdmzH",
      "urihash" : "Nnðf3ñ0DjyVqdmzH",
      "sysuri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "systransactionid" : 917829,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1647302400000,
      "topparentid" : 4921068,
      "numberofpages" : 171,
      "sysconcepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec73ebe24a5e02d07b275f|5eec7470e24a5e02d07b277a", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2785" ],
      "attachmentparentid" : 4921068,
      "parentitem" : "6231acfc8804d00769e9db67",
      "concepts" : "identifiers ; commands ; platform ; protocols ; notifications ; agents ; FastChannels ; id ; code definitions ; calling agent ; system control ; sensors ; shared memory ; channels ; management interfaces ; memory region",
      "documenttype" : "pdf",
      "isattachment" : "4921068",
      "sysindexeddate" : 1657643455000,
      "permanentid" : "21242904768aebc1a9270e34828c14709b687dff317b6eaf1bdcc8cd866b",
      "syslanguage" : [ "English" ],
      "itemid" : "6231acfc8804d00769e9db69",
      "transactionid" : 917829,
      "title" : "Arm System Control and Management Interface ",
      "date" : 1657643454000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0056:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Graphics Developers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643454894954758,
      "sysisattachment" : "4921068",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4921068,
      "size" : 1808753,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643448724,
      "syssize" : 1808753,
      "sysdate" : 1657643454000,
      "topparent" : "4921068",
      "author" : "Souvik.Chakravarty@arm.com",
      "label_version" : "3.1",
      "systopparentid" : 4921068,
      "content_description" : "This document describes an extensible operating system-independent software interface to perform various system control and management tasks, including power and performance management.",
      "wordcount" : 2196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SCMI", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Mobile computing", "Architectures|Platform Design|Mobile computing|SCMI", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SCMI", "Architectures|System Architecture|Software Standards|ACPI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643455000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643454894954758,
      "uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm System Control and Management Interface",
    "Uri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6231acfc8804d00769e9db69",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0056/d/en/pdf/DEN0056D_System_Control_and_Management_Interface_v3_1.pdf",
    "Excerpt" : "Contents ... 63 4.5.4 Notifications ... 82 4.6.3 Delayed responses ... 93 4.6.4 Notifications ... 94 4.7 Sensor management protocol ... 96 4.7.1 Sensor management protocol background ... 96",
    "FirstSentences" : "Arm® System Control and Management Interface Platform Design Document Copyright © 2017 - 2022 Arm Limited or its affiliates. All rights reserved. Document number: DEN0056D Non-Confidential Version ..."
  }, {
    "title" : "Arm Firmware Framework for Arm A-profile",
    "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality DEN0077A EAC0 1.1 Non-conﬁdential Arm Firmware Framework for Arm A-proﬁle Copyright © 2022 Arm Limited or its afﬁliates.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    },
    "childResults" : [ {
      "title" : "Arm Firmware Framework for Arm A-profile",
      "uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "firstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Firmware Framework for Arm A-profile ",
        "document_number" : "den0077",
        "document_version" : "d",
        "content_type" : "Architecture Document",
        "systopparent" : "5229444",
        "sysurihash" : "TCzShoLBegfchVQB",
        "urihash" : "TCzShoLBegfchVQB",
        "sysuri" : "https://developer.arm.com/documentation/den0077/d/en",
        "systransactionid" : 917824,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1649203200000,
        "topparentid" : 5229444,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649237841000,
        "sysconcepts" : "Arm Firmware",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Arm Firmware",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643195000,
        "permanentid" : "674389fbe5ca8566c021b0bd06dc967f00b13081d3e693f0bccb65e67391",
        "syslanguage" : [ "English" ],
        "itemid" : "624d5f51dc9d4f0e74a54e5d",
        "transactionid" : 917824,
        "title" : "Arm Firmware Framework for Arm A-profile ",
        "products" : [ "Platform security", "SMCCC" ],
        "date" : 1657643195000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Virtualization", "Security" ],
        "document_id" : "den0077:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1657643195416921093,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643191661,
        "syssize" : 173,
        "sysdate" : 1657643195000,
        "haslayout" : "1",
        "topparent" : "5229444",
        "label_version" : "1.1 EAC0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5229444,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0077/d/?lang=en",
        "modified" : 1657643180000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643195416921093,
        "uri" : "https://developer.arm.com/documentation/den0077/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Firmware Framework for Arm A-profile",
      "Uri" : "https://developer.arm.com/documentation/den0077/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0077/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en",
      "Excerpt" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security",
      "FirstSentences" : "Arm Firmware Framework for Arm A-profile This document is only available in a PDF version. Click Download to view. Arm Firmware Framework for Arm A-profile Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Firmware Framework for Arm A-profile ",
      "document_number" : "den0077",
      "document_version" : "d",
      "content_type" : "Architecture Document",
      "systopparent" : "5229444",
      "sysurihash" : "LRcu0Mmñu0dH76ug",
      "urihash" : "LRcu0Mmñu0dH76ug",
      "sysuri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "systransactionid" : 917824,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1649203200000,
      "topparentid" : 5229444,
      "numberofpages" : 344,
      "sysconcepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 5229444,
      "parentitem" : "624d5f51dc9d4f0e74a54e5d",
      "concepts" : "memory regions ; execution contexts ; translation regimes ; Hypervisor ; partition managers ; endpoints ; initialization ; interfaces ; invocations ; peripheral devices ; Firmware Framework ; exception levels ; responsiveness ; FFA ; Owner ; Relayer",
      "documenttype" : "pdf",
      "isattachment" : "5229444",
      "sysindexeddate" : 1657643198000,
      "permanentid" : "6d1c2d6a7092e7f9d599fc57e599df467b9ef23d0f64a45ee08d2bd188c7",
      "syslanguage" : [ "English" ],
      "itemid" : "624d5f52dc9d4f0e74a54e5f",
      "transactionid" : 917824,
      "title" : "Arm Firmware Framework for Arm A-profile ",
      "date" : 1657643197000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0077:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1657643197758467762,
      "sysisattachment" : "5229444",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5229444,
      "size" : 7033952,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643194462,
      "syssize" : 7033952,
      "sysdate" : 1657643197000,
      "topparent" : "5229444",
      "label_version" : "1.1 EAC0",
      "systopparentid" : 5229444,
      "content_description" : "This specification describes the Arm Firmware Framework for Arm A-profile (FF-A). ",
      "wordcount" : 2729,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643198000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643197758467762,
      "uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Firmware Framework for Arm A-profile",
    "Uri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/624d5f52dc9d4f0e74a54e5f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0077/d/en/pdf/DEN0077A_Firmware_Framework_Arm_A_profile_1.1_EAC0.pdf",
    "Excerpt" : "Changes ... Updated guidance on direct message passing to be used with logical partitions ... Section 4.2 ... Updated terminology in guidance on interrupt management for consistency and ...",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality DEN0077A EAC0 1.1 Non-conﬁdential Arm Firmware Framework for Arm A-proﬁle Copyright © 2022 Arm Limited or its afﬁliates."
  }, {
    "title" : "Arm True Random Number Generator Firmware Interface",
    "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "firstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    },
    "childResults" : [ {
      "title" : "Arm True Random Number Generator Firmware Interface",
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 490,
      "percentScore" : 49.809765,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator Firmware Interface ",
        "document_number" : "den0098",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4937284",
        "sysurihash" : "HXeAOowMZ6PDwc33",
        "urihash" : "HXeAOowMZ6PDwc33",
        "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "systransactionid" : 917820,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937284,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642066208000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1657643066000,
        "permanentid" : "00f8f17ab7151ddc8e43345cb14d60b5311b9e978128c9c549e4241c45c2",
        "syslanguage" : [ "English" ],
        "itemid" : "61dff1202183326f21772c2b",
        "transactionid" : 917820,
        "title" : "Arm True Random Number Generator Firmware Interface ",
        "products" : [ "TrustZone Random Number Generator", "SMCCC" ],
        "date" : 1657643066000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "Software development" ],
        "document_id" : "den0098:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1657643066463336086,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1657643063907,
        "syssize" : 211,
        "sysdate" : 1657643066000,
        "haslayout" : "1",
        "topparent" : "4937284",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937284,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1657643066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0098/1-0/?lang=en",
        "modified" : 1657643022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1657643066463336086,
        "uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator Firmware Interface",
      "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0098/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en",
      "Excerpt" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm True Random Number Generator Firmware Interface This document is only available in a PDF version. Click Download to view. Arm True Random Number Generator Firmware Interface TrustZone Random ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm True Random Number Generator Firmware Interface ",
      "document_number" : "den0098",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "4937284",
      "sysurihash" : "dq2ZE8p3EjRksu0D",
      "urihash" : "dq2ZE8p3EjRksu0D",
      "sysuri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "systransactionid" : 917820,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642032000000,
      "topparentid" : 4937284,
      "numberofpages" : 16,
      "sysconcepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 4937284,
      "parentitem" : "61dff1202183326f21772c2b",
      "concepts" : "exception levels ; end implementations ; conditioned entropy ; licences ; documentation ; intellectual property ; Arm Limited ; Licensee ; Non-secure state ; Subsidiaries ; Communication channel ; export laws ; English Law ; termination ; entropy ; delivery path",
      "documenttype" : "pdf",
      "isattachment" : "4937284",
      "sysindexeddate" : 1657643066000,
      "permanentid" : "7256a4a18b949313cd2d8106c2c9c6f5d7546f78ee205ef8362ca0e65137",
      "syslanguage" : [ "English" ],
      "itemid" : "61dff1202183326f21772c2d",
      "transactionid" : 917820,
      "title" : "Arm True Random Number Generator Firmware Interface ",
      "date" : 1657643066000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0098:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "audience" : [ "Architects", "Hardware Engineers", "Firmware Engineers", "Linux Developers", "SoC Designers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657643066631402221,
      "sysisattachment" : "4937284",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4937284,
      "size" : 131867,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657643065858,
      "syssize" : 131867,
      "sysdate" : 1657643066000,
      "topparent" : "4937284",
      "label_version" : "1.0",
      "systopparentid" : 4937284,
      "content_description" : "This document defines an interface between an Operating System (OS) and a TRNG FW implementation that provides a conditioned entropy source.",
      "wordcount" : 772,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657643066000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657643066631402221,
      "uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm True Random Number Generator Firmware Interface",
    "Uri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61dff1202183326f21772c2d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0098/1-0/en/pdf/ARM_DEN0098_TRNG_FW_interface_1_0.pdf",
    "Excerpt" : "Feedback ... 2.3.3 ... 2.4.1 ... 2.4.4 ... 2.5 ... TRNG_VERSION ... Function deﬁnition ... Usage ... TRNG_RND ... Caller responsibilities ... Implementation responsibilities ... Return codes",
    "FirstSentences" : "Arm® True Random Number Generator Firmware Interface 1.0 Platform Design Document Non-conﬁdential Copyright © 2020, 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM DEN ..."
  }, {
    "title" : "Arm Realm Management Extension (RME) System Architecture",
    "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Realm Management Extension (RME) System Architecture",
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "firstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
        "document_number" : "den0129",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049893",
        "sysurihash" : "ðZwuGzB4wñvH0eqZ",
        "urihash" : "ðZwuGzB4wñvH0eqZ",
        "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "systransactionid" : 992527,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644278400000,
        "topparentid" : 5049893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644342046000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665819735000,
        "permanentid" : "09e86503e1540df8cbad1b644a3712bd7ef59429b065def99f8aa5d8f7a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6202ab1e965f7d118e3f6260",
        "transactionid" : 992527,
        "title" : "Arm Realm Management Extension (RME) System Architecture ",
        "products" : [ "AR101", "AR110", "AR115", "AR570", "A-profile", "A-Profile", "ZB328", "Armv9-A", "Armv8-A" ],
        "date" : 1665819735000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Cloud", "Networking" ],
        "document_id" : "den0129:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1665819735679955046,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665819732543,
        "syssize" : 195,
        "sysdate" : 1665819735000,
        "haslayout" : "1",
        "topparent" : "5049893",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049893,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665819735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0129/ac/?lang=en",
        "modified" : 1652109816000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665819735679955046,
        "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Realm Management Extension (RME) System Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "Excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "FirstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
      "document_number" : "den0129",
      "document_version" : "ac",
      "content_type" : "Architecture Document",
      "systopparent" : "5049893",
      "sysurihash" : "lE1pz5kGq1wð3ut8",
      "urihash" : "lE1pz5kGq1wð3ut8",
      "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "systransactionid" : 909991,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644278400000,
      "topparentid" : 5049893,
      "numberofpages" : 68,
      "sysconcepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5049893,
      "parentitem" : "6202ab1e965f7d118e3f6260",
      "concepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "documenttype" : "pdf",
      "isattachment" : "5049893",
      "sysindexeddate" : 1656405334000,
      "permanentid" : "c0b23af14b7714c563f42fd9d111bac878a572615fc9c227e3e3e2769c2f",
      "syslanguage" : [ "English" ],
      "itemid" : "6202ab1e965f7d118e3f6262",
      "transactionid" : 909991,
      "title" : "Arm Realm Management Extension (RME) System Architecture ",
      "date" : 1656405334000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0129:ac:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656405334346210485,
      "sysisattachment" : "5049893",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5049893,
      "size" : 447390,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656405322353,
      "syssize" : 447390,
      "sysdate" : 1656405334000,
      "topparent" : "5049893",
      "label_version" : "A.c",
      "systopparentid" : 5049893,
      "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
      "wordcount" : 2042,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656405334000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656405334346210485,
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Realm Management Extension (RME) System Architecture",
    "Uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "Excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 490,
    "percentScore" : 49.809765,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-02",
        "content_type" : "Architecture Document",
        "systopparent" : "5280262",
        "sysurihash" : "VrðgñRN0XoRXxUnY",
        "urihash" : "VrðgñRN0XoRXxUnY",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "systransactionid" : 972128,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655133163000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663938975000,
        "permanentid" : "b4921eb2843a8902b6e36de33eef947489658ff8127246bcba39d855180a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a753ebb334256d9ea8b52a",
        "transactionid" : 972128,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1663938975000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-02:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938975574752589,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938954482,
        "syssize" : 241,
        "sysdate" : 1663938975000,
        "haslayout" : "1",
        "topparent" : "5280262",
        "label_version" : "B.a-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280262,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938975000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-02/?lang=en",
        "modified" : 1656495390000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663938975574752589,
        "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-02",
      "content_type" : "Architecture Document",
      "systopparent" : "5280262",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ckoyI0Cy9kLWMUOh",
      "urihash" : "ckoyI0Cy9kLWMUOh",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 910480,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280262,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5280262,
      "parentitem" : "62a753ebb334256d9ea8b52a",
      "concepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "documenttype" : "pdf",
      "isattachment" : "5280262",
      "sysindexeddate" : 1656495422000,
      "permanentid" : "b111e6d6ca355ae9d7fa15a712d4fcdae419131418d695fd8160dd2d2c8a",
      "syslanguage" : [ "English" ],
      "itemid" : "62a753ebb334256d9ea8b52c",
      "transactionid" : 910480,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1656495422000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-02:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656495422012080813,
      "sysisattachment" : "5280262",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280262,
      "size" : 226895,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656495409837,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 226895,
      "sysdate" : 1656495422000,
      "topparent" : "5280262",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-02",
      "systopparentid" : 5280262,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 654,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656495422000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656495422012080813,
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "Excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en"
  }, {
    "title" : "Morello Instruction Emulator User Guide",
    "uri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61e00923b691546d37bd3734",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "excerpt" : "Updated Morello LLVM build instructions. Morello IE release 1.4. ... THIS DOCUMENT IS PROVIDED “AS IS”. ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "Morello Instruction Emulator User Guide Non-conﬁdential Copyright © 2020 – 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102270 0.4 Morello Instruction Emulator User Guide Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 430,
    "percentScore" : 46.660637,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Morello Instruction Emulator User Guide",
      "uri" : "https://developer.arm.com/documentation/102270/0104/en",
      "printableUri" : "https://developer.arm.com/documentation/102270/0104/en",
      "clickUri" : "https://developer.arm.com/documentation/102270/0104/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0104/en",
      "excerpt" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view. Morello Instruction Emulator User Guide Morello",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Morello Instruction Emulator User Guide ",
        "document_number" : "102270",
        "document_version" : "0104",
        "content_type" : "User Guide",
        "systopparent" : "4937309",
        "sysurihash" : "s69FjVDfzcXCdiMG",
        "urihash" : "s69FjVDfzcXCdiMG",
        "sysuri" : "https://developer.arm.com/documentation/102270/0104/en",
        "systransactionid" : 926099,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1642032000000,
        "topparentid" : 4937309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1642072355000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659004829000,
        "permanentid" : "ec5da45293756f6a7c2762f2ddbb8efecefde0e204a7369c7acc87e12dcc",
        "syslanguage" : [ "English" ],
        "itemid" : "61e00923b691546d37bd3732",
        "transactionid" : 926099,
        "title" : "Morello Instruction Emulator User Guide ",
        "products" : [ "Morello" ],
        "date" : 1659004829000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch64", "Profiling", "Debugging", "Optimization" ],
        "document_id" : "102270:0104:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Kernel Developers", "Application Developers" ],
        "audience" : [ "Software Developers", "Linux Developers", "Kernel Developers", "Application Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1659004829217449996,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102270/0104/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659004827735,
        "syssize" : 161,
        "sysdate" : 1659004829000,
        "haslayout" : "1",
        "topparent" : "4937309",
        "label_version" : "0.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4937309,
        "navigationhierarchiescategories" : [ "Tools and Software" ],
        "content_description" : "User guide for Morello Instruction Emulator",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
        "document_revision" : "0.4",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659004829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102270/0104/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102270/0104/?lang=en",
        "modified" : 1642072355000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1659004829217449996,
        "uri" : "https://developer.arm.com/documentation/102270/0104/en",
        "syscollection" : "default"
      },
      "Title" : "Morello Instruction Emulator User Guide",
      "Uri" : "https://developer.arm.com/documentation/102270/0104/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102270/0104/en",
      "ClickUri" : "https://developer.arm.com/documentation/102270/0104/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0104/en",
      "Excerpt" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Morello Instruction Emulator User Guide This document is only available in a PDF version. Click Download to view. Morello Instruction Emulator User Guide Morello"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Morello Instruction Emulator User Guide ",
      "document_number" : "102270",
      "document_version" : "0104",
      "content_type" : "User Guide",
      "systopparent" : "4937309",
      "sysurihash" : "7t4DgGvfCga6RJFM",
      "urihash" : "7t4DgGvfCga6RJFM",
      "sysuri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1642032000000,
      "topparentid" : 4937309,
      "numberofpages" : 31,
      "sysconcepts" : "instructions ; morello ; instrumentation clients ; interactive debugger ; functionality ; applications ; purecap ; capabilities ; breakpoints ; launcher binary ; Morello applications ; emulated CPU ; arm ; dynamorio ; accesses ; verbose output",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f9934e1cd74e712c44971e2" ],
      "attachmentparentid" : 4937309,
      "parentitem" : "61e00923b691546d37bd3732",
      "concepts" : "instructions ; morello ; instrumentation clients ; interactive debugger ; functionality ; applications ; purecap ; capabilities ; breakpoints ; launcher binary ; Morello applications ; emulated CPU ; arm ; dynamorio ; accesses ; verbose output",
      "documenttype" : "pdf",
      "isattachment" : "4937309",
      "sysindexeddate" : 1649146876000,
      "permanentid" : "7fee12d2669c9fe3227e6685d3126623bd3fe7b8b03a2f7318960cdb6f77",
      "syslanguage" : [ "English" ],
      "itemid" : "61e00923b691546d37bd3734",
      "transactionid" : 864222,
      "title" : "Morello Instruction Emulator User Guide ",
      "date" : 1649146876000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102270:0104:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Linux Developers", "Kernel Developers", "Application Developers" ],
      "audience" : [ "Software Developers", "Linux Developers", "Kernel Developers", "Application Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1649146876906558880,
      "sysisattachment" : "4937309",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 4937309,
      "size" : 256436,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61e00923b691546d37bd3734",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146547191,
      "syssize" : 256436,
      "sysdate" : 1649146876000,
      "topparent" : "4937309",
      "label_version" : "0.4",
      "systopparentid" : 4937309,
      "content_description" : "User guide for Morello Instruction Emulator",
      "wordcount" : 1505,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Morello" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Morello" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146876000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61e00923b691546d37bd3734",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146876906558880,
      "uri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "Morello Instruction Emulator User Guide",
    "Uri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61e00923b691546d37bd3734",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102270/0104/en/pdf/Morello-IE-v1.4-user-guide.pdf",
    "Excerpt" : "Updated Morello LLVM build instructions. Morello IE release 1.4. ... THIS DOCUMENT IS PROVIDED “AS IS”. ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "Morello Instruction Emulator User Guide Non-conﬁdential Copyright © 2020 – 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 102270 0.4 Morello Instruction Emulator User Guide Release ..."
  }, {
    "title" : "AIDR_EL1, Auxiliary ID Register",
    "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
    "firstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA715 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "biox629vQ82W3iEa",
        "urihash" : "biox629vQ82W3iEa",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
        "systransactionid" : 1038200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1668676536000,
        "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008a31ea212bb66253ca",
        "transactionid" : 1038200,
        "title" : "Arm CortexA715 Core Technical Reference Manual ",
        "products" : [ "Cortex-A715" ],
        "date" : 1668676536000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1668676536440152746,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4773,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1668676528881,
        "syssize" : 4773,
        "sysdate" : 1668676536000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 318,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1668676536000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1668676536440152746,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA715 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "excerpt" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_ ... Configurations This register is available in all configurations.",
      "firstSentences" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL. Configurations This register is available in all configurations.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 1038200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668676536000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 1038200,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1668676536000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1668676536440152746,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668676528881,
          "syssize" : 4773,
          "sysdate" : 1668676536000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668676536000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1668676536440152746,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "hIqkT2UbsiOñzprV",
        "urihash" : "hIqkT2UbsiOñzprV",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "reset ; configurations ; Generic System Control Access ; Functional group ; assignments ; el3 ; cpupmr ; imp",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "reset ; configurations ; Generic System Control Access ; Functional group ; assignments ; el3 ; cpupmr ; imp",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "20ebc56f270db7e262cd952f23447a3f6a6b4e1f3da52bc645051fceb004",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009031ea212bb6625471",
        "transactionid" : 910460,
        "title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295801165974,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1496,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175092,
        "syssize" : 1496,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295801165974,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
        "syscollection" : "default"
      },
      "Title" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/IMP-CPUPMR-EL3--Selected-Instruction-Patch-Mask-Register",
      "Excerpt" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_ ... Configurations This register is available in all configurations.",
      "FirstSentences" : "IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register Mask for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL. Configurations This register is available in all configurations."
    }, {
      "title" : "Embedded Trace Extension support",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "excerpt" : "The trace unit can also generate a trigger that is a signal to the Trace Capture ... This behavior causes a gap in the trace when viewed in the debugger. ... Embedded Trace Extension support",
      "firstSentences" : "Embedded Trace Extension support The Cortex\\u00AE\\u2011A715 core implements the Embedded Trace Extension (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 1038200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668676536000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 1038200,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1668676536000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1668676536440152746,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668676528881,
          "syssize" : 4773,
          "sysdate" : 1668676536000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668676536000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1668676536440152746,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Extension support ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "RB2CenwvfñeHRGfe",
        "urihash" : "RB2CenwvfñeHRGfe",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "trace unit ; P0 elements ; core interface ; real-time ; FIFO ; triggering ; filtering ; compressed form ; address range ; executed branches ; exceptions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "trace unit ; P0 elements ; core interface ; real-time ; FIFO ; triggering ; filtering ; compressed form ; address range ; executed branches ; exceptions",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "d9660c2ced98600eccd844faa01281f1fd8d31f75ace91294e76cda3e03b",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc008f31ea212bb6625433",
        "transactionid" : 910460,
        "title" : "Embedded Trace Extension support ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295694139538,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 1596,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488174780,
        "syssize" : 1596,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/Embedded-Trace-Extension-support?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295694139538,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Extension support",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/Embedded-Trace-Extension-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/Embedded-Trace-Extension-support",
      "Excerpt" : "The trace unit can also generate a trigger that is a signal to the Trace Capture ... This behavior causes a gap in the trace when viewed in the debugger. ... Embedded Trace Extension support",
      "FirstSentences" : "Embedded Trace Extension support The Cortex\\u00AE\\u2011A715 core implements the Embedded Trace Extension (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The ..."
    }, {
      "title" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)",
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "printableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "clickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "excerpt" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) Provides IMPLEMENTATION DEFINED memory attributes ... Configurations If EL2 is not implemented, this register is RES0 from EL3.",
      "firstSentences" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by AArch64-MAIR_EL2. Configurations If EL2 is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA715 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexA715 Core Technical Reference Manual ",
          "document_number" : "101590",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5294293",
          "sysurihash" : "biox629vQ82W3iEa",
          "urihash" : "biox629vQ82W3iEa",
          "sysuri" : "https://developer.arm.com/documentation/101590/0101/en",
          "systransactionid" : 1038200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1655856000000,
          "topparentid" : 5294293,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656488074000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1668676536000,
          "permanentid" : "859481498b0596f15429d237382e43fa839e524e39a8b8758b6773e0fa4d",
          "syslanguage" : [ "English" ],
          "itemid" : "62bc008a31ea212bb66253ca",
          "transactionid" : 1038200,
          "title" : "Arm CortexA715 Core Technical Reference Manual ",
          "products" : [ "Cortex-A715" ],
          "date" : 1668676536000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101590:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1668676536440152746,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4773,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1668676528881,
          "syssize" : 4773,
          "sysdate" : 1668676536000,
          "haslayout" : "1",
          "topparent" : "5294293",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5294293,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 318,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
          "document_revision" : "0101-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1668676536000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101590/0101/?lang=en",
          "modified" : 1656488074000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1668676536440152746,
          "uri" : "https://developer.arm.com/documentation/101590/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA715 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101590/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101590/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A715 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 17 July 2020 Confidential First alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) ",
        "document_number" : "101590",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5294293",
        "sysurihash" : "Df5kKDQðcOñnYsT7",
        "urihash" : "Df5kKDQðcOñnYsT7",
        "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
        "systransactionid" : 910460,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1655856000000,
        "topparentid" : 5294293,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656488074000,
        "sysconcepts" : "el2 ; accesses ; reset ; EL3 ; RES0 ; register ; nelsif PSTATE ; op0 op1 ; explicit synchronization ; Security state ; SystemAccessTrap ; EL2Enabled ; assignments ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
        "attachmentparentid" : 5294293,
        "parentitem" : "62bc008a31ea212bb66253ca",
        "concepts" : "el2 ; accesses ; reset ; EL3 ; RES0 ; register ; nelsif PSTATE ; op0 op1 ; explicit synchronization ; Security state ; SystemAccessTrap ; EL2Enabled ; assignments ; Configurations",
        "documenttype" : "html",
        "isattachment" : "5294293",
        "sysindexeddate" : 1656488295000,
        "permanentid" : "7c335336d74d523c7ab0e4325515c80e9af61a822bc56ddd3c67168dce76",
        "syslanguage" : [ "English" ],
        "itemid" : "62bc009031ea212bb6625450",
        "transactionid" : 910460,
        "title" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) ",
        "products" : [ "Cortex-A715" ],
        "date" : 1656488295000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101590:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656488295365774794,
        "sysisattachment" : "5294293",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5294293,
        "size" : 2553,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656488175139,
        "syssize" : 2553,
        "sysdate" : 1656488295000,
        "haslayout" : "1",
        "topparent" : "5294293",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5294293,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
        "document_revision" : "0101-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656488295000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
        "modified" : 1656488074000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1656488295365774794,
        "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
        "syscollection" : "default"
      },
      "Title" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)",
      "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-",
      "Excerpt" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) Provides IMPLEMENTATION DEFINED memory attributes ... Configurations If EL2 is not implemented, this register is RES0 from EL3.",
      "FirstSentences" : "AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2) Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by AArch64-MAIR_EL2. Configurations If EL2 is ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AIDR_EL1, Auxiliary ID Register ",
      "document_number" : "101590",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5294293",
      "sysurihash" : "GFQgfPQLWkHrQñvP",
      "urihash" : "GFQgfPQLWkHrQñvP",
      "sysuri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "systransactionid" : 910460,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655856000000,
      "topparentid" : 5294293,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656488074000,
      "sysconcepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|62b175f5c98fa901d0ae1a1f" ],
      "attachmentparentid" : 5294293,
      "parentitem" : "62bc008a31ea212bb66253ca",
      "concepts" : "reset ; configurations ; el1 ; AArch64 ; register ; Generic System Control Access ; Functional group ; assignments ; conjunction",
      "documenttype" : "html",
      "isattachment" : "5294293",
      "sysindexeddate" : 1656488299000,
      "permanentid" : "db382f05bb9fccdbad8be47b67239ff509c250c24e83041a7cb4fff452c6",
      "syslanguage" : [ "English" ],
      "itemid" : "62bc009031ea212bb662544b",
      "transactionid" : 910460,
      "title" : "AIDR_EL1, Auxiliary ID Register ",
      "products" : [ "Cortex-A715" ],
      "date" : 1656488299000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "101590:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1656488299521173070,
      "sysisattachment" : "5294293",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5294293,
      "size" : 1221,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656488175155,
      "syssize" : 1221,
      "sysdate" : 1656488299000,
      "haslayout" : "1",
      "topparent" : "5294293",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5294293,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex A715 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 85,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A715" ],
      "document_revision" : "0101-07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656488299000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
      "modified" : 1656488074000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656488299521173070,
      "uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
      "syscollection" : "default"
    },
    "Title" : "AIDR_EL1, Auxiliary ID Register",
    "Uri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "ClickUri" : "https://developer.arm.com/documentation/101590/0101/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101590/0101/en/AArch64-registers/AArch64-Generic-System-Control-registers-summary/AIDR-EL1--Auxiliary-ID-Register",
    "Excerpt" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1 ...",
    "FirstSentences" : "AIDR_EL1, Auxiliary ID Register Provides IMPLEMENTATION DEFINED identification information. The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1."
  }, {
    "title" : "FPSCR, Floating-Point Status and Control Register",
    "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "clickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "excerpt" : "0b11 Round towards Zero (RZ) mode. ... Stride, [21:20] RES0 Reserved. ... 1 Flush-to-zero mode enabled. ... This bit is set to 1 to indicate that the Underflow exception has occurred since 0 ...",
    "firstSentences" : "FPSCR, Floating-Point Status and Control Register The FPSCR provides floating-point system status information and control. Bit field descriptions FPSCR is a 32-bit register. Figure 1. FPSCR bit ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "skgkðeM37bh9f3i8",
        "urihash" : "skgkðeM37bh9f3i8",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
        "systransactionid" : 1053841,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669659167000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660623000,
        "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
        "syslanguage" : [ "English" ],
        "itemid" : "6384fa1fe1ed1c2162fc7567",
        "transactionid" : 1053841,
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660623165371265,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660611227,
        "syssize" : 4819,
        "sysdate" : 1669660623000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 319,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/?lang=en",
        "modified" : 1669660597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660623165371265,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "skgkðeM37bh9f3i8",
        "urihash" : "skgkðeM37bh9f3i8",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
        "systransactionid" : 1053841,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669659167000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660623000,
        "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
        "syslanguage" : [ "English" ],
        "itemid" : "6384fa1fe1ed1c2162fc7567",
        "transactionid" : 1053841,
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660623165371265,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660611227,
        "syssize" : 4819,
        "sysdate" : 1669660623000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 319,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/?lang=en",
        "modified" : 1669660597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660623165371265,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ..."
    }, {
      "title" : "AArch32 Register Descriptions",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex\\u00AE-A55 core Advanced SIMD and floating-point support.",
      "firstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex\\u00AE-A55 core Advanced SIMD and floating-point support. AArch32 Register Descriptions",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 1053841,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661904000000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669659167000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1669660623000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "6384fa1fe1ed1c2162fc7567",
          "transactionid" : 1053841,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1669660623000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1669660623165371265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4819,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1669660611227,
          "syssize" : 4819,
          "sysdate" : 1669660623000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "0200-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1669660623000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1669660597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1669660623165371265,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch32 Register Descriptions ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "3ap4Gu8YZE4HIs48",
        "urihash" : "3ap4Gu8YZE4HIs48",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
        "systransactionid" : 1053841,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1661904000000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669659167000,
        "sysconcepts" : "AArch32 ; floating-point support ; Advanced SIMD ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "6384fa1fe1ed1c2162fc7567",
        "concepts" : "AArch32 ; floating-point support ; Advanced SIMD ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660623000,
        "permanentid" : "adcbda58093e4c9e58fb8c9a8e060ff046e7ba43495aa1e3843f6ad16d4a",
        "syslanguage" : [ "English" ],
        "itemid" : "6384fa1fe1ed1c2162fc7579",
        "transactionid" : 1053841,
        "title" : "AArch32 Register Descriptions ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660623128514031,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660611227,
        "syssize" : 177,
        "sysdate" : 1669660623000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/AArch32-Register-Descriptions?lang=en",
        "modified" : 1669660597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660623128514031,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Register Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions",
      "Excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex\\u00AE-A55 core Advanced SIMD and floating-point support.",
      "FirstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex\\u00AE-A55 core Advanced SIMD and floating-point support. AArch32 Register Descriptions"
    }, {
      "title" : "MVFR0, Media and VFP Feature Register 0",
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "excerpt" : "See the Arm\\u00AE Architecture Reference Manual for A-profile architecture for more information. ... MVFR0 must be interpreted with MVFR1 and MVFR2. ... MVFR0, Media and VFP Feature Register 0",
      "firstSentences" : "MVFR0, Media and VFP Feature Register 0 The MVFR0 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR0 is a 32-bit register.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100446",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818873",
          "sysurihash" : "skgkðeM37bh9f3i8",
          "urihash" : "skgkðeM37bh9f3i8",
          "sysuri" : "https://developer.arm.com/documentation/100446/0200/en",
          "systransactionid" : 1053841,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661904000000,
          "topparentid" : 4818873,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669659167000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1669660623000,
          "permanentid" : "b1515a8342bba1125175befe3aba125d969df2cb31a90144a26824b8ac21",
          "syslanguage" : [ "English" ],
          "itemid" : "6384fa1fe1ed1c2162fc7567",
          "transactionid" : 1053841,
          "title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1669660623000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100446:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1669660623165371265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4819,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1669660611227,
          "syssize" : 4819,
          "sysdate" : 1669660623000,
          "haslayout" : "1",
          "topparent" : "4818873",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818873,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "0200-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1669660623000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100446/0200/?lang=en",
          "modified" : 1669660597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1669660623165371265,
          "uri" : "https://developer.arm.com/documentation/100446/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100446/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100446/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MVFR0, Media and VFP Feature Register 0 ",
        "document_number" : "100446",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818873",
        "sysurihash" : "dr0vmHyUIñOSdbl5",
        "urihash" : "dr0vmHyUIñOSdbl5",
        "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
        "systransactionid" : 1053841,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818873,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669659167000,
        "sysconcepts" : "MVFR0 ; floating-point hardware ; rounding modes ; register ; features ; Media ; architecture ; EL1 ; Exception levels ; Usage constraints ; Non-secure states ; assignments FPRound ; Advanced SIMD",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818873,
        "parentitem" : "6384fa1fe1ed1c2162fc7567",
        "concepts" : "MVFR0 ; floating-point hardware ; rounding modes ; register ; features ; Media ; architecture ; EL1 ; Exception levels ; Usage constraints ; Non-secure states ; assignments FPRound ; Advanced SIMD",
        "documenttype" : "html",
        "isattachment" : "4818873",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660623000,
        "permanentid" : "1015d1425524d16f17adb0a2ef30601b2a2f913a79696f7e53dad4caae35",
        "syslanguage" : [ "English" ],
        "itemid" : "6384fa1fe1ed1c2162fc757e",
        "transactionid" : 1053841,
        "title" : "MVFR0, Media and VFP Feature Register 0 ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660623000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100446:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660623090446545,
        "sysisattachment" : "4818873",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818873,
        "size" : 2460,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660611211,
        "syssize" : 2460,
        "sysdate" : 1669660623000,
        "haslayout" : "1",
        "topparent" : "4818873",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818873,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660623000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
        "modified" : 1669660597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660623090446545,
        "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
        "syscollection" : "default"
      },
      "Title" : "MVFR0, Media and VFP Feature Register 0",
      "Uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/MVFR0--Media-and-VFP-Feature-Register-0",
      "Excerpt" : "See the Arm\\u00AE Architecture Reference Manual for A-profile architecture for more information. ... MVFR0 must be interpreted with MVFR1 and MVFR2. ... MVFR0, Media and VFP Feature Register 0",
      "FirstSentences" : "MVFR0, Media and VFP Feature Register 0 The MVFR0 describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Bit field descriptions MVFR0 is a 32-bit register."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "FPSCR, Floating-Point Status and Control Register ",
      "document_number" : "100446",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818873",
      "sysurihash" : "bði0edhrgMKðkFej",
      "urihash" : "bði0edhrgMKðkFej",
      "sysuri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
      "systransactionid" : 1053841,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1661904000000,
      "topparentid" : 4818873,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1669659167000,
      "sysconcepts" : "floating-point ; register ; cumulative exception ; Advanced SIMD ; controls ; Flush-to-zero mode ; reset ; architecture ; vector feature ; core implementation ; encoding spec ; Non-secure states ; UNDEFINED Instruction ; NaN operands ; Note The Cortex ; Configurations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818873,
      "parentitem" : "6384fa1fe1ed1c2162fc7567",
      "concepts" : "floating-point ; register ; cumulative exception ; Advanced SIMD ; controls ; Flush-to-zero mode ; reset ; architecture ; vector feature ; core implementation ; encoding spec ; Non-secure states ; UNDEFINED Instruction ; NaN operands ; Note The Cortex ; Configurations",
      "documenttype" : "html",
      "isattachment" : "4818873",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1669660623000,
      "permanentid" : "46ab6e41b2b83e4372e759f5e7ff94e4db067cb229cc8b2c4f8f4ee3b8d3",
      "syslanguage" : [ "English" ],
      "itemid" : "6384fa1fe1ed1c2162fc757d",
      "transactionid" : 1053841,
      "title" : "FPSCR, Floating-Point Status and Control Register ",
      "products" : [ "Cortex-A55" ],
      "date" : 1669660623000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "100446:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669660623734807929,
      "sysisattachment" : "4818873",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818873,
      "size" : 4804,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669660611227,
      "syssize" : 4804,
      "sysdate" : 1669660623000,
      "haslayout" : "1",
      "topparent" : "4818873",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4818873,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This book is for the Cortex-A55 core Advanced SIMD and floating-point support.",
      "wordcount" : 259,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "document_revision" : "0200-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669660623000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
      "modified" : 1669660597000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669660623734807929,
      "uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
      "syscollection" : "default"
    },
    "Title" : "FPSCR, Floating-Point Status and Control Register",
    "Uri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "ClickUri" : "https://developer.arm.com/documentation/100446/0200/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100446/0200/en/AArch32-Register-Descriptions/FPSCR--Floating-Point-Status-and-Control-Register",
    "Excerpt" : "0b11 Round towards Zero (RZ) mode. ... Stride, [21:20] RES0 Reserved. ... 1 Flush-to-zero mode enabled. ... This bit is set to 1 to indicate that the Underflow exception has occurred since 0 ...",
    "FirstSentences" : "FPSCR, Floating-Point Status and Control Register The FPSCR provides floating-point system status information and control. Bit field descriptions FPSCR is a 32-bit register. Figure 1. FPSCR bit ..."
  }, {
    "title" : "Arm Cortex-A55 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6384f806e1ed1c2162fc752c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "excerpt" : "First release for r2p0 ... Second release for r2p0 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "firstSentences" : "Arm® Cortex®-A55 Core Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2016–2018, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 100442_0200_01_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "krñUm6BIsNjAjyOA",
        "urihash" : "krñUm6BIsNjAjyOA",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
        "systransactionid" : 1053839,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669658615000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660497000,
        "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
        "syslanguage" : [ "English" ],
        "itemid" : "6384f7f7e1ed1c2162fc71d1",
        "transactionid" : 1053839,
        "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660497000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660497291516301,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4737,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660475822,
        "syssize" : 4737,
        "sysdate" : 1669660497000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 315,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660497000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/?lang=en",
        "modified" : 1669660458000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660497291516301,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ..."
    },
    "childResults" : [ {
      "title" : "Armv8A Debug UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors",
      "excerpt" : "Table 1. ... Vector Catch on Data or Prefetch abort, and taken to Abort mode The core implements the ... Not word-sized accesses or (AArch64 only) doubleword-sized accesses The core behaves as ...",
      "firstSentences" : "Arm\\u00AEv8\\u2011A Debug UNPREDICTABLE behaviors There are unpredictable behaviors associated with Debug. The information in this section describes which option the Cortex\\u00AE-A55 core ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 1053839,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661904000000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669658615000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1669660497000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "6384f7f7e1ed1c2162fc71d1",
          "transactionid" : 1053839,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1669660497000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1669660497291516301,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4737,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1669660475822,
          "syssize" : 4737,
          "sysdate" : 1669660497000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "0200-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1669660497000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1669660458000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1669660497291516301,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8A Debug UNPREDICTABLE behaviors ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "fLmSVatdv8MRqqDJ",
        "urihash" : "fLmSVatdv8MRqqDJ",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors",
        "systransactionid" : 1053839,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669658615000,
        "sysconcepts" : "core ; matching breakpoint ; instruction ; unpredictable behaviors ; Executed unconditionally ; condition code ; power domain ; Vector Catch ; Performance Monitors ; Non-secure EL1 ; clear-after-read EDPRSR ; EPMAD AllowExternalPMUAccess ; EDAD AllowExternalDebugAccess ; DoubleLockStatus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "6384f7f7e1ed1c2162fc71d1",
        "concepts" : "core ; matching breakpoint ; instruction ; unpredictable behaviors ; Executed unconditionally ; condition code ; power domain ; Vector Catch ; Performance Monitors ; Non-secure EL1 ; clear-after-read EDPRSR ; EPMAD AllowExternalPMUAccess ; EDAD AllowExternalDebugAccess ; DoubleLockStatus",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660497000,
        "permanentid" : "8b2e107f3eda238bb37898bb5ef2146b4a6872da5e54e022e9cdc30d227b",
        "syslanguage" : [ "English" ],
        "itemid" : "6384f803e1ed1c2162fc7405",
        "transactionid" : 1053839,
        "title" : "Armv8A Debug UNPREDICTABLE behaviors ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660497000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660497644458541,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 7537,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660475822,
        "syssize" : 7537,
        "sysdate" : 1669660497000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660497000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors?lang=en",
        "modified" : 1669660458000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660497644458541,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Armv8A Debug UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/AArch32-UNPREDICTABLE-Behaviors/Armv8-A-Debug-UNPREDICTABLE-behaviors",
      "Excerpt" : "Table 1. ... Vector Catch on Data or Prefetch abort, and taken to Abort mode The core implements the ... Not word-sized accesses or (AArch64 only) doubleword-sized accesses The core behaves as ...",
      "FirstSentences" : "Arm\\u00AEv8\\u2011A Debug UNPREDICTABLE behaviors There are unpredictable behaviors associated with Debug. The information in this section describes which option the Cortex\\u00AE-A55 core ..."
    }, {
      "title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "krñUm6BIsNjAjyOA",
        "urihash" : "krñUm6BIsNjAjyOA",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
        "systransactionid" : 1053839,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669658615000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660497000,
        "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
        "syslanguage" : [ "English" ],
        "itemid" : "6384f7f7e1ed1c2162fc71d1",
        "transactionid" : 1053839,
        "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660497000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660497291516301,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4737,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660475822,
        "syssize" : 4737,
        "sysdate" : 1669660497000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 315,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660497000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/?lang=en",
        "modified" : 1669660458000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660497291516301,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ..."
    }, {
      "title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7",
      "printableUri" : "https://developer.arm.com/documentation/100442/0200/en/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7",
      "clickUri" : "https://developer.arm.com/documentation/100442/0200/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7",
      "excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn registers indicate the address for the ... Bit field descriptions The TRCACVRn registers are 64-bit registers. Figure 1.",
      "firstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn registers indicate the address for the address comparators. Bit field descriptions The TRCACVRn registers are 64-bit registers. Figure 1.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "document_number" : "100442",
          "document_version" : "0200",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4818485",
          "sysurihash" : "krñUm6BIsNjAjyOA",
          "urihash" : "krñUm6BIsNjAjyOA",
          "sysuri" : "https://developer.arm.com/documentation/100442/0200/en",
          "systransactionid" : 1053839,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1661904000000,
          "topparentid" : 4818485,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1669658615000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; agreement ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1669660497000,
          "permanentid" : "ecfddbb23b9c44d00f6aeb5fc438dcc803609615e2f4a0d2f63285b2a063",
          "syslanguage" : [ "English" ],
          "itemid" : "6384f7f7e1ed1c2162fc71d1",
          "transactionid" : 1053839,
          "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
          "products" : [ "Cortex-A55" ],
          "date" : 1669660497000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "100442:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1669660497291516301,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4737,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1669660475822,
          "syssize" : 4737,
          "sysdate" : 1669660497000,
          "haslayout" : "1",
          "topparent" : "4818485",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4818485,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
          "document_revision" : "0200-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1669660497000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100442/0200/?lang=en",
          "modified" : 1669660458000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1669660497291516301,
          "uri" : "https://developer.arm.com/documentation/100442/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100442/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100442/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A55 Core Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-00 30 September 2016 Confidential First release for r0p0 0001- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "document_number" : "100442",
        "document_version" : "0200",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4818485",
        "sysurihash" : "jGLQGFKB3Iqd7ORV",
        "urihash" : "jGLQGFKB3Iqd7ORV",
        "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7",
        "systransactionid" : 1053839,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1661904000000,
        "topparentid" : 4818485,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1669658615000,
        "sysconcepts" : "TRCACVRn registers ; address comparators ; Specification ETMv4 ; interface ; Arm",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
        "attachmentparentid" : 4818485,
        "parentitem" : "6384f7f7e1ed1c2162fc71d1",
        "concepts" : "TRCACVRn registers ; address comparators ; Specification ETMv4 ; interface ; Arm",
        "documenttype" : "html",
        "isattachment" : "4818485",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1669660497000,
        "permanentid" : "ce72bea168828a0bd10025860af26be1e91aaaef7ef6b53045dd1aed0d96",
        "syslanguage" : [ "English" ],
        "itemid" : "6384f802e1ed1c2162fc73b8",
        "transactionid" : 1053839,
        "title" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "products" : [ "Cortex-A55" ],
        "date" : 1669660497000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "100442:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1669660497257965465,
        "sysisattachment" : "4818485",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4818485,
        "size" : 586,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100442/0200/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1669660475676,
        "syssize" : 586,
        "sysdate" : 1669660497000,
        "haslayout" : "1",
        "topparent" : "4818485",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4818485,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
        "document_revision" : "0200-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1669660497000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100442/0200/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100442/0200/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7?lang=en",
        "modified" : 1669660458000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1669660497257965465,
        "uri" : "https://developer.arm.com/documentation/100442/0200/en/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7",
        "syscollection" : "default"
      },
      "Title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "Uri" : "https://developer.arm.com/documentation/100442/0200/en/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7",
      "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7",
      "ClickUri" : "https://developer.arm.com/documentation/100442/0200/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/Debug-registers/ETM-registers/TRCACVRn--Address-Comparator-Value-Registers-0-7",
      "Excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn registers indicate the address for the ... Bit field descriptions The TRCACVRn registers are 64-bit registers. Figure 1.",
      "FirstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn registers indicate the address for the address comparators. Bit field descriptions The TRCACVRn registers are 64-bit registers. Figure 1."
    } ],
    "totalNumberOfChildResults" : 495,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A55 Core Technical Reference Manual ",
      "document_number" : "100442",
      "document_version" : "0200",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4818485",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "OiTfmooOI9x1G8cR",
      "urihash" : "OiTfmooOI9x1G8cR",
      "sysuri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
      "systransactionid" : 1053839,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1661904000000,
      "topparentid" : 4818485,
      "numberofpages" : 647,
      "sysconcepts" : "instructions ; registers ; functional groups ; cores ; translations ; EL1 ; arm ; interfacing ; exceptions ; reset ; determines ; EL2 ; Reference Manual ; Cryptographic Extensions ; AArch64 state ; Arm Limited",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "attachmentparentid" : 4818485,
      "parentitem" : "6384f7f7e1ed1c2162fc71d1",
      "concepts" : "instructions ; registers ; functional groups ; cores ; translations ; EL1 ; arm ; interfacing ; exceptions ; reset ; determines ; EL2 ; Reference Manual ; Cryptographic Extensions ; AArch64 state ; Arm Limited",
      "documenttype" : "pdf",
      "isattachment" : "4818485",
      "sysindexeddate" : 1669660511000,
      "permanentid" : "03a72b1476b8a59a4ebd47c0027a4f1973fd59a0dc343a76bf5eebd8b5ed",
      "syslanguage" : [ "English" ],
      "itemid" : "6384f806e1ed1c2162fc752c",
      "transactionid" : 1053839,
      "title" : "Arm Cortex-A55 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex-A55 core. It\n            provides reference documentation and contains programming details for registers. It also\n            describes the memory system, the caches, the interrupts, and the debug\n            features.",
      "date" : 1669660510000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100442:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1669660510065587742,
      "sysisattachment" : "4818485",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4818485,
      "size" : 4655499,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6384f806e1ed1c2162fc752c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1669660483528,
      "syssubject" : "This Technical Reference Manual is for the Cortex-A55 core. It\n            provides reference documentation and contains programming details for registers. It also\n            describes the memory system, the caches, the interrupts, and the debug\n            features.",
      "syssize" : 4655499,
      "sysdate" : 1669660510000,
      "topparent" : "4818485",
      "author" : "Arm Ltd.",
      "label_version" : "r2p0",
      "systopparentid" : 4818485,
      "content_description" : "This Technical Reference Manual is for the Cortex -A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5472,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1669660511000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6384f806e1ed1c2162fc752c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1669660510065587742,
      "uri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A55 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6384f806e1ed1c2162fc752c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100442/0200/en/pdf/cortex_a55_trm_100442_0200_01_en.pdf",
    "Excerpt" : "First release for r2p0 ... Second release for r2p0 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "FirstSentences" : "Arm® Cortex®-A55 Core Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2016–2018, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 100442_0200_01_en Arm® ..."
  }, {
    "title" : "ERXPFGF_EL1, Selected Pseudo-fault Generation Feature register",
    "uri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register",
    "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register",
    "clickUri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register",
    "excerpt" : "ERXPFGF_EL1, Selected Pseudo-fault Generation Feature register Accesses ext-ERR<n>PFGF for the ... Configurations This register is available in all configurations. ... ERXPFGF_EL1 is RAZ.",
    "firstSentences" : "ERXPFGF_EL1, Selected Pseudo-fault Generation Feature register Accesses ext-ERR<n>PFGF for the error record <n> selected by AArch64-ERRSELR_EL1.SEL. Configurations This register is available in ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "jbO4NUC9aC2ogZu5",
        "urihash" : "jbO4NUC9aC2ogZu5",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116093000,
        "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
        "syslanguage" : [ "English" ],
        "itemid" : "622891fc8804d00769e9bdd3",
        "transactionid" : 902374,
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116091000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116091651469696,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116066980,
        "syssize" : 4810,
        "sysdate" : 1655116091000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116091651469696,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "AArch64 Performance Monitors register summary",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary",
      "excerpt" : "AArch64 Performance Monitors register summary The summary table provides an overview of all ... For more information about a register, click the register name in the table. Table 1.",
      "firstSentences" : "AArch64 Performance Monitors register summary The summary table provides an overview of all Performance Monitors registers in the Cortex\\u00AE-R82 processor. For more information about a register, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 Performance Monitors register summary ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "vaFvNnSeh8dð2oOM",
        "urihash" : "vaFvNnSeh8dð2oOM",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "Cluster Performance Monitors Control Register ; EL1 ; u2014 ; C15 ; C5 ; Op2 Reset ; R82 processor ; C14",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "Cluster Performance Monitors Control Register ; EL1 ; u2014 ; C15 ; C5 ; Op2 Reset ; R82 processor ; C14",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116092000,
        "permanentid" : "2aca03ac95962580c631c9a00e3334beaa89dd9fa1e83e97672a0349304d",
        "syslanguage" : [ "English" ],
        "itemid" : "622892078804d00769e9bed9",
        "transactionid" : 902374,
        "title" : "AArch64 Performance Monitors register summary ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116090000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116090916492727,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 3768,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116065793,
        "syssize" : 3768,
        "sysdate" : 1655116090000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116092000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116090916492727,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Performance Monitors register summary",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-summaries/AArch64-Performance-Monitors-register-summary",
      "Excerpt" : "AArch64 Performance Monitors register summary The summary table provides an overview of all ... For more information about a register, click the register name in the table. Table 1.",
      "FirstSentences" : "AArch64 Performance Monitors register summary The summary table provides an overview of all Performance Monitors registers in the Cortex\\u00AE-R82 processor. For more information about a register, ..."
    }, {
      "title" : "TLBI RVAE1OS, TLB Range Invalidate by VA, EL1, Outer Shareable",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable",
      "excerpt" : "If the implementation supports 16 bits of ASID, then the upper 8 bits of the ASID ... 0b00 Reserved. ... The TTL hint is only guaranteed to invalidate entries in the range that match the level ...",
      "firstSentences" : "TLBI RVAE1OS, TLB Range Invalidate by VA, EL1, Outer Shareable Invalidates cached copies of translation table entries from TLBs that meet all the following requirements: The entry is a stage 1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TLBI RVAE1OS, TLB Range Invalidate by VA, EL1, Outer Shareable ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "ñXtGxdCv437e1YzM",
        "urihash" : "ñXtGxdCv437e1YzM",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "entries ; translations ; specified VA ; level of lookup ; ASID ; Outer Shareable ; EL1 ; Security state ; System instruction ; invalidation ; calculation ; configurations ; regardless",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "entries ; translations ; specified VA ; level of lookup ; ASID ; Outer Shareable ; EL1 ; Security state ; System instruction ; invalidation ; calculation ; configurations ; regardless",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116092000,
        "permanentid" : "04bd1ac9d5a6649819d82a8609d49a05c36a7d540e30b9924e80b8333be6",
        "syslanguage" : [ "English" ],
        "itemid" : "6228920d8804d00769e9bfd5",
        "transactionid" : 902374,
        "title" : "TLBI RVAE1OS, TLB Range Invalidate by VA, EL1, Outer Shareable ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116090000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116090913264790,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 5717,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116066089,
        "syssize" : 5717,
        "sysdate" : 1655116090000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 247,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116092000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116090913264790,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable",
        "syscollection" : "default"
      },
      "Title" : "TLBI RVAE1OS, TLB Range Invalidate by VA, EL1, Outer Shareable",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-System-instruction-register-description/TLBI-RVAE1OS--TLB-Range-Invalidate-by-VA--EL1--Outer-Shareable",
      "Excerpt" : "If the implementation supports 16 bits of ASID, then the upper 8 bits of the ASID ... 0b00 Reserved. ... The TTL hint is only guaranteed to invalidate entries in the range that match the level ...",
      "FirstSentences" : "TLBI RVAE1OS, TLB Range Invalidate by VA, EL1, Outer Shareable Invalidates cached copies of translation table entries from TLBs that meet all the following requirements: The entry is a stage 1 ..."
    }, {
      "title" : "TRCCIDR3, Component Identification Register 3",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3",
      "excerpt" : "TRCCIDR3, Component Identification Register 3 Provides discovery information for the component. Configurations This register is available in all configurations.",
      "firstSentences" : "TRCCIDR3, Component Identification Register 3 Provides discovery information for the component. Configurations This register is available in all configurations. Attributes Width 32 Component ETM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCCIDR3, Component Identification Register 3 ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "MqRtaGdMGm6ñGWAS",
        "urihash" : "MqRtaGdMGm6ñGWAS",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "RES0 ; trccidr3 ; Reset ; register ; configurations ; Preamble ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "RES0 ; trccidr3 ; Reset ; register ; configurations ; Preamble ; assignments",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116092000,
        "permanentid" : "e0df82c3d96663f9fa04d976702f3d11aec107c68df097ee5a7732359e05",
        "syslanguage" : [ "English" ],
        "itemid" : "6228921c8804d00769e9c2ab",
        "transactionid" : 902374,
        "title" : "TRCCIDR3, Component Identification Register 3 ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116090000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116090917478860,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 623,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116065391,
        "syssize" : 623,
        "sysdate" : 1655116090000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116092000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116090917478860,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3",
        "syscollection" : "default"
      },
      "Title" : "TRCCIDR3, Component Identification Register 3",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-ETM-register-description/TRCCIDR3--Component-Identification-Register-3",
      "Excerpt" : "TRCCIDR3, Component Identification Register 3 Provides discovery information for the component. Configurations This register is available in all configurations.",
      "FirstSentences" : "TRCCIDR3, Component Identification Register 3 Provides discovery information for the component. Configurations This register is available in all configurations. Attributes Width 32 Component ETM ..."
    } ],
    "totalNumberOfChildResults" : 1232,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ERXPFGF_EL1, Selected Pseudo-fault Generation Feature register ",
      "document_number" : "101548",
      "document_version" : "0002",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4917561",
      "sysurihash" : "DnlkqMWeEXaZCGnx",
      "urihash" : "DnlkqMWeEXaZCGnx",
      "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register",
      "systransactionid" : 902374,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1645488000000,
      "topparentid" : 4917561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646825980000,
      "sysconcepts" : "el1 ; erxpfgf ; AArch64 ; Reset ; configurations ; accesses ; Direct reads ; NOPs ; Common Fault Injection Model Extension ; error record ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
      "attachmentparentid" : 4917561,
      "parentitem" : "622891fc8804d00769e9bdd3",
      "concepts" : "el1 ; erxpfgf ; AArch64 ; Reset ; configurations ; accesses ; Direct reads ; NOPs ; Common Fault Injection Model Extension ; error record ; assignments",
      "documenttype" : "html",
      "isattachment" : "4917561",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1655116092000,
      "permanentid" : "85245d9749c0cceb94b9ca0be81d6b78e955bdfaa9cd3e16221e6dfc9f07",
      "syslanguage" : [ "English" ],
      "itemid" : "622892108804d00769e9c055",
      "transactionid" : 902374,
      "title" : "ERXPFGF_EL1, Selected Pseudo-fault Generation Feature register ",
      "products" : [ "Cortex-R82" ],
      "date" : 1655116090000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "101548:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655116090917551937,
      "sysisattachment" : "4917561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4917561,
      "size" : 2215,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655116066261,
      "syssize" : 2215,
      "sysdate" : 1655116090000,
      "haslayout" : "1",
      "topparent" : "4917561",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4917561,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
      "document_revision" : "0002-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655116092000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register?lang=en",
      "modified" : 1655116048000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655116090917551937,
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register",
      "syscollection" : "default"
    },
    "Title" : "ERXPFGF_EL1, Selected Pseudo-fault Generation Feature register",
    "Uri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register",
    "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register",
    "ClickUri" : "https://developer.arm.com/documentation/101548/0002/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/AArch64-registers/AArch64-register-descriptions/AArch64-RAS-register-description/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register",
    "Excerpt" : "ERXPFGF_EL1, Selected Pseudo-fault Generation Feature register Accesses ext-ERR<n>PFGF for the ... Configurations This register is available in all configurations. ... ERXPFGF_EL1 is RAZ.",
    "FirstSentences" : "ERXPFGF_EL1, Selected Pseudo-fault Generation Feature register Accesses ext-ERR<n>PFGF for the error record <n> selected by AArch64-ERRSELR_EL1.SEL. Configurations This register is available in ..."
  }, {
    "title" : "ETM-M55 register descriptions",
    "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "excerpt" : "ETM-M55 register descriptions This chapter describes the ETM-M55 registers. ETM-M55 register descriptions ProcessorsMicrocontrollerM-profileCortex-M55ETM-M55ETM-TRM",
    "firstSentences" : "ETM-M55 register descriptions This chapter describes the ETM-M55 registers. ETM-M55 register descriptions ProcessorsMicrocontrollerM-profileCortex-M55ETM-M55ETM-TRM",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101053/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101053/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
        "document_number" : "101053",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4841265",
        "sysurihash" : "EgodXinbNigaoXgD",
        "urihash" : "EgodXinbNigaoXgD",
        "sysuri" : "https://developer.arm.com/documentation/101053/0101/en",
        "systransactionid" : 964149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 4841265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662544534000,
        "sysconcepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
        "concepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1662726535000,
        "permanentid" : "f58f1360e23219e9da7992c532cb2e7326b51a84f96b5d9285750e2510ff",
        "syslanguage" : [ "English" ],
        "itemid" : "63186a96ce77a54a32db35dc",
        "transactionid" : 964149,
        "title" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
        "products" : [ "Cortex-M55" ],
        "date" : 1662726533000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101053:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662726533786383347,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662726489131,
        "syssize" : 4971,
        "sysdate" : 1662726533000,
        "haslayout" : "1",
        "topparent" : "4841265",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4841265,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
        "wordcount" : 330,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662726535000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101053/0101/?lang=en",
        "modified" : 1662726467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662726533786383347,
        "uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101053/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ..."
    },
    "childResults" : [ {
      "title" : "Integration test registers",
      "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "printableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "clickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "excerpt" : "Integration test registers The ETM-M55 integration test registers can be used to ... Because the integration mode overrides the normal bus protocols, the ETM and ATB ... Table 1. ... Table 2.",
      "firstSentences" : "Integration test registers The ETM-M55 integration test registers can be used to access some of the ports that are useful in determining the system level trace topology, by identifying the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "document_number" : "101053",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4841265",
          "sysurihash" : "EgodXinbNigaoXgD",
          "urihash" : "EgodXinbNigaoXgD",
          "sysuri" : "https://developer.arm.com/documentation/101053/0101/en",
          "systransactionid" : 964149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1660780800000,
          "topparentid" : 4841265,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1662544534000,
          "sysconcepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
          "concepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1662726535000,
          "permanentid" : "f58f1360e23219e9da7992c532cb2e7326b51a84f96b5d9285750e2510ff",
          "syslanguage" : [ "English" ],
          "itemid" : "63186a96ce77a54a32db35dc",
          "transactionid" : 964149,
          "title" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "products" : [ "Cortex-M55" ],
          "date" : 1662726533000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Microcontrollers",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101053:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662726533786383347,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662726489131,
          "syssize" : 4971,
          "sysdate" : 1662726533000,
          "haslayout" : "1",
          "topparent" : "4841265",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4841265,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
          "wordcount" : 330,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662726535000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101053/0101/?lang=en",
          "modified" : 1662726467000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1662726533786383347,
          "uri" : "https://developer.arm.com/documentation/101053/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Integration test registers ",
        "document_number" : "101053",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4841265",
        "sysurihash" : "hG8Ww1CbsCjtN2wm",
        "urihash" : "hG8Ww1CbsCjtN2wm",
        "sysuri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
        "systransactionid" : 964149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 4841265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662544534000,
        "sysconcepts" : "integration test ; signals ; ATB ; ETM ; topology ; M55 ; first set ; bus protocols ; level trace",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
        "attachmentparentid" : 4841265,
        "parentitem" : "63186a96ce77a54a32db35dc",
        "concepts" : "integration test ; signals ; ATB ; ETM ; topology ; M55 ; first set ; bus protocols ; level trace",
        "documenttype" : "html",
        "isattachment" : "4841265",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1662726536000,
        "permanentid" : "1205248562065b7d3ceb2ef95fee864c3827baa9fd1f980dad7239d515cb",
        "syslanguage" : [ "English" ],
        "itemid" : "63186a97ce77a54a32db362a",
        "transactionid" : 964149,
        "title" : "Integration test registers ",
        "products" : [ "Cortex-M55" ],
        "date" : 1662726536000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101053:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662726536108100692,
        "sysisattachment" : "4841265",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4841265,
        "size" : 1867,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662726489131,
        "syssize" : 1867,
        "sysdate" : 1662726536000,
        "haslayout" : "1",
        "topparent" : "4841265",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4841265,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662726536000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
        "modified" : 1662726467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662726536108100692,
        "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
        "syscollection" : "default"
      },
      "Title" : "Integration test registers",
      "Uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "ClickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers",
      "Excerpt" : "Integration test registers The ETM-M55 integration test registers can be used to ... Because the integration mode overrides the normal bus protocols, the ETM and ATB ... Table 1. ... Table 2.",
      "FirstSentences" : "Integration test registers The ETM-M55 integration test registers can be used to access some of the ports that are useful in determining the system level trace topology, by identifying the ..."
    }, {
      "title" : "TRCITIDATAR, Integration Data Register",
      "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "printableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "clickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "excerpt" : "TRCITIDATAR, Integration Data Register The TRCITIDATAR sets the state of output pins. The output pins are listed in TRCITIDATAR bit assignments. ... This is a write-only register.",
      "firstSentences" : "TRCITIDATAR, Integration Data Register The TRCITIDATAR sets the state of output pins. The output pins are listed in TRCITIDATAR bit assignments. Usage constraints Available when bit[0] of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "document_number" : "101053",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4841265",
          "sysurihash" : "EgodXinbNigaoXgD",
          "urihash" : "EgodXinbNigaoXgD",
          "sysuri" : "https://developer.arm.com/documentation/101053/0101/en",
          "systransactionid" : 964149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1660780800000,
          "topparentid" : 4841265,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1662544534000,
          "sysconcepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
          "concepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1662726535000,
          "permanentid" : "f58f1360e23219e9da7992c532cb2e7326b51a84f96b5d9285750e2510ff",
          "syslanguage" : [ "English" ],
          "itemid" : "63186a96ce77a54a32db35dc",
          "transactionid" : 964149,
          "title" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "products" : [ "Cortex-M55" ],
          "date" : 1662726533000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Microcontrollers",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101053:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662726533786383347,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662726489131,
          "syssize" : 4971,
          "sysdate" : 1662726533000,
          "haslayout" : "1",
          "topparent" : "4841265",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4841265,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
          "wordcount" : 330,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662726535000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101053/0101/?lang=en",
          "modified" : 1662726467000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1662726533786383347,
          "uri" : "https://developer.arm.com/documentation/101053/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCITIDATAR, Integration Data Register ",
        "document_number" : "101053",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4841265",
        "sysurihash" : "A9YC4JSXSmKU0cyP",
        "urihash" : "A9YC4JSXSmKU0cyP",
        "sysuri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
        "systransactionid" : 964149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 4841265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662544534000,
        "sysconcepts" : "registers ; output pins ; assignments ; configurations ; signals ; Usage constraints ; res0 ; ETM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
        "attachmentparentid" : 4841265,
        "parentitem" : "63186a96ce77a54a32db35dc",
        "concepts" : "registers ; output pins ; assignments ; configurations ; signals ; Usage constraints ; res0 ; ETM",
        "documenttype" : "html",
        "isattachment" : "4841265",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1662726536000,
        "permanentid" : "c4076ba7a7fd0e2510fbb4c459a1449703ab92e266e8c352c8c2256f75dc",
        "syslanguage" : [ "English" ],
        "itemid" : "63186a97ce77a54a32db362c",
        "transactionid" : 964149,
        "title" : "TRCITIDATAR, Integration Data Register ",
        "products" : [ "Cortex-M55" ],
        "date" : 1662726536000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101053:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662726536034040576,
        "sysisattachment" : "4841265",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4841265,
        "size" : 886,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662726489131,
        "syssize" : 886,
        "sysdate" : 1662726536000,
        "haslayout" : "1",
        "topparent" : "4841265",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4841265,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662726536000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
        "modified" : 1662726467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662726536034040576,
        "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
        "syscollection" : "default"
      },
      "Title" : "TRCITIDATAR, Integration Data Register",
      "Uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Integration-test-registers/TRCITIDATAR--Integration-Data-Register",
      "Excerpt" : "TRCITIDATAR, Integration Data Register The TRCITIDATAR sets the state of output pins. The output pins are listed in TRCITIDATAR bit assignments. ... This is a write-only register.",
      "FirstSentences" : "TRCITIDATAR, Integration Data Register The TRCITIDATAR sets the state of output pins. The output pins are listed in TRCITIDATAR bit assignments. Usage constraints Available when bit[0] of ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "excerpt" : "0x080 TRCVICTLR RW UNKNOWN TRCVICTLR, ViewInst Main Control Register 35 0x08C ... WO Write only. 1 0x00118000 For 8 comparator configuration 0x00114000 For 4 comparator configuration ...",
      "firstSentences" : "Register summary All ETM-M55 registers are 32 bits wide. Note Registers not listed in the following table and not described in this document are not implemented. Reading a non-implemented register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "document_number" : "101053",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4841265",
          "sysurihash" : "EgodXinbNigaoXgD",
          "urihash" : "EgodXinbNigaoXgD",
          "sysuri" : "https://developer.arm.com/documentation/101053/0101/en",
          "systransactionid" : 964149,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1660780800000,
          "topparentid" : 4841265,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1662544534000,
          "sysconcepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
          "concepts" : "Non-Confidential First ; documentation ; arm ; export laws ; languages ; industry ; agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1662726535000,
          "permanentid" : "f58f1360e23219e9da7992c532cb2e7326b51a84f96b5d9285750e2510ff",
          "syslanguage" : [ "English" ],
          "itemid" : "63186a96ce77a54a32db35dc",
          "transactionid" : 964149,
          "title" : "Arm CoreSight ETM-M55 Technical Reference Manual ",
          "products" : [ "Cortex-M55" ],
          "date" : 1662726533000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Microcontrollers",
          "navigationhierarchiestopics" : [ "Microcontrollers" ],
          "document_id" : "101053:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1662726533786383347,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1662726489131,
          "syssize" : 4971,
          "sysdate" : 1662726533000,
          "haslayout" : "1",
          "topparent" : "4841265",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4841265,
          "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
          "wordcount" : 330,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
          "document_revision" : "0101-02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1662726535000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101053/0101/?lang=en",
          "modified" : 1662726467000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1662726533786383347,
          "uri" : "https://developer.arm.com/documentation/101053/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ETM-M55 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101053/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101053/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349|version 21.0) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 ETM-M55 Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-02 7 June 2019 Confidential First beta release for r0p0 0000- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101053",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4841265",
        "sysurihash" : "dOw1FP8N8UI16meF",
        "urihash" : "dOw1FP8N8UI16meF",
        "sysuri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
        "systransactionid" : 964149,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1660780800000,
        "topparentid" : 4841265,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1662544534000,
        "sysconcepts" : "registers ; base offset ; M55 ; ETM ; reset ; Access type ; extensions supported",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
        "attachmentparentid" : 4841265,
        "parentitem" : "63186a96ce77a54a32db35dc",
        "concepts" : "registers ; base offset ; M55 ; ETM ; reset ; Access type ; extensions supported",
        "documenttype" : "html",
        "isattachment" : "4841265",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1662726536000,
        "permanentid" : "08f23f0557e7d20ddd040137e76045487f5c4b55cae45d2aefe65f94ca3c",
        "syslanguage" : [ "English" ],
        "itemid" : "63186a97ce77a54a32db3606",
        "transactionid" : 964149,
        "title" : "Register summary ",
        "products" : [ "Cortex-M55" ],
        "date" : 1662726535000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Microcontrollers",
        "navigationhierarchiestopics" : [ "Microcontrollers" ],
        "document_id" : "101053:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1662726535986447670,
        "sysisattachment" : "4841265",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4841265,
        "size" : 4892,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1662726489131,
        "syssize" : 4892,
        "sysdate" : 1662726535000,
        "haslayout" : "1",
        "topparent" : "4841265",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4841265,
        "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
        "document_revision" : "0101-02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1662726536000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
        "modified" : 1662726467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1662726535986447670,
        "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions/Register-summary",
      "Excerpt" : "0x080 TRCVICTLR RW UNKNOWN TRCVICTLR, ViewInst Main Control Register 35 0x08C ... WO Write only. 1 0x00118000 For 8 comparator configuration 0x00114000 For 4 comparator configuration ...",
      "FirstSentences" : "Register summary All ETM-M55 registers are 32 bits wide. Note Registers not listed in the following table and not described in this document are not implemented. Reading a non-implemented register ..."
    } ],
    "totalNumberOfChildResults" : 66,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ETM-M55 register descriptions ",
      "document_number" : "101053",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4841265",
      "sysurihash" : "jCBf8HlrQGUgRRL9",
      "urihash" : "jCBf8HlrQGUgRRL9",
      "sysuri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
      "systransactionid" : 964149,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1660780800000,
      "topparentid" : 4841265,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662544534000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16" ],
      "attachmentparentid" : 4841265,
      "parentitem" : "63186a96ce77a54a32db35dc",
      "documenttype" : "html",
      "isattachment" : "4841265",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1662726536000,
      "permanentid" : "d0d4043662348a4352241c42ac23b2b2b20d529baa186152f355456aa597",
      "syslanguage" : [ "English" ],
      "itemid" : "63186a97ce77a54a32db3605",
      "transactionid" : 964149,
      "title" : "ETM-M55 register descriptions ",
      "products" : [ "Cortex-M55" ],
      "date" : 1662726536000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Microcontrollers",
      "navigationhierarchiestopics" : [ "Microcontrollers" ],
      "document_id" : "101053:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Software Developers", "Embedded Software Developers", "Architects", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662726536153752209,
      "sysisattachment" : "4841265",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4841265,
      "size" : 164,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662726489131,
      "syssize" : 164,
      "sysdate" : 1662726536000,
      "haslayout" : "1",
      "topparent" : "4841265",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4841265,
      "navigationhierarchiescategories" : [ "IoT", "Automotive" ],
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex -M55 processor. You implement ETM- M55 with the Cortex -M55 processor. In this manual, in general, any reference to the processor applies to the Cortex -M55 processor, as appropriate.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55" ],
      "document_revision" : "0101-02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662726536000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101053/0101/ETM-M55-register-descriptions?lang=en",
      "modified" : 1662726467000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662726536153752209,
      "uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "ETM-M55 register descriptions",
    "Uri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/101053/0101/ETM-M55-register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101053/0101/en/ETM-M55-register-descriptions",
    "Excerpt" : "ETM-M55 register descriptions This chapter describes the ETM-M55 registers. ETM-M55 register descriptions ProcessorsMicrocontrollerM-profileCortex-M55ETM-M55ETM-TRM",
    "FirstSentences" : "ETM-M55 register descriptions This chapter describes the ETM-M55 registers. ETM-M55 register descriptions ProcessorsMicrocontrollerM-profileCortex-M55ETM-M55ETM-TRM"
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "excerpt" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences ...",
    "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences between ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "dgepxJrIrLSETn92",
        "urihash" : "dgepxJrIrLSETn92",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146784000,
        "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4b8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146784000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146784382699731,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 4953,
        "sysdate" : 1649146784000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146784382699731,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "excerpt" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference ... It contains the following: About this book. Feedback. Preface ProcessorsCortex-A",
      "firstSentences" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface ProcessorsCortex-A",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "DbSPSlXvkYcGYZ5L",
        "urihash" : "DbSPSlXvkYcGYZ5L",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "124fd0de432b969963eb4ec4e43f6467ece5baa86f0bbbd1e00951db0da5",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4ba",
        "transactionid" : 864222,
        "title" : "Preface ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864941279152,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 188,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Preface?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864941279152,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "Excerpt" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference ... It contains the following: About this book. Feedback. Preface ProcessorsCortex-A",
      "FirstSentences" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface ProcessorsCortex-A"
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A",
      "firstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "bCtqRXYBrRUWizw2",
        "urihash" : "bCtqRXYBrRUWizw2",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "revisions Changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "revisions Changes",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "d77956fccdd904c03e33158946deccde634cc0c92598b46c19d882a58978",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c6",
        "transactionid" : 864222,
        "title" : "Document revisions ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864871903311,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 173,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Document-revisions?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864871903311,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "Excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A",
      "FirstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A"
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional ...",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional changes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "NGIEMjQhEfðlZQqy",
        "urihash" : "NGIEMjQhEfðlZQqy",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "functionality",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "421a8cbb71cab0c7fb219dd768d0741b339da764228a532e5ed2f15494c8",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4bf",
        "transactionid" : 864222,
        "title" : "Revisions ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864774110942,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 221,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Functional-description/Revisions?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864774110942,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional ...",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional changes ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "101435",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092865",
      "sysurihash" : "VnlBo3jDvvFUkoZw",
      "urihash" : "VnlBo3jDvvFUkoZw",
      "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1647820800000,
      "topparentid" : 5092865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931103000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092865,
      "parentitem" : "62396edf8804d00769e9e4b8",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "5092865",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146864000,
      "permanentid" : "aa2f1599a917233f02542293f9310a8f74ac618453225340c9660e64d140",
      "syslanguage" : [ "English" ],
      "itemid" : "62396edf8804d00769e9e4c7",
      "transactionid" : 864222,
      "title" : "Revisions ",
      "products" : [ "Cortex-X1" ],
      "date" : 1649146864000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101435:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146864949933286,
      "sysisattachment" : "5092865",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092865,
      "size" : 867,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146486574,
      "syssize" : 867,
      "sysdate" : 1649146864000,
      "haslayout" : "1",
      "topparent" : "5092865",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092865,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 49,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146864000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101435/r1p2/Document-revisions/Revisions?lang=en",
      "modified" : 1647931103000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146864949933286,
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "Excerpt" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences ...",
    "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences between ..."
  }, {
    "title" : "Arm CortexX3 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62bb289431ea212bb6625392",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "excerpt" : "0000-04 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 550 ... Arm® Cortex®‑X3 Core Technical Reference Manual ... Document ID: 101593_0101_06_en",
    "firstSentences" : "Arm® Cortex®‑X3 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101593_0101_06_en Arm® Cortex®‑X3 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX3 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "ijNeCQum7plFNsaa",
        "urihash" : "ijNeCQum7plFNsaa",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083187000,
        "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288831ea212bb66250da",
        "transactionid" : 965732,
        "title" : "Arm CortexX3 Core Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083187000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083187250341970,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4702,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 4702,
        "sysdate" : 1663083187000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083187250341970,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "excerpt" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965732,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965732,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "tuBzHZIxTqNcO3JR",
        "urihash" : "tuBzHZIxTqNcO3JR",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "activity monitor ; el0 ; amevtyper00 ; AArch64 ; configurations ; See individual ; AMEVCNTR00 ; RES0 ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "activity monitor ; el0 ; amevtyper00 ; AArch64 ; configurations ; See individual ; AMEVCNTR00 ; RES0 ; assignments",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083188000,
        "permanentid" : "2d4f96c2636ee0cf2b400fcbc8a3a6dc24aa0d01eabbdeedbc5ad48ddd8a",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288f31ea212bb66251bf",
        "transactionid" : 965732,
        "title" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083188000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083188186079495,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 901,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 901,
        "sysdate" : 1663083188000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083188186079495,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER00-EL0--Activity-Monitors-Event-Type-Registers-0",
      "Excerpt" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER00_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "excerpt" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR01_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965732,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965732,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "vnkEðZFUVNahqPiR",
        "urihash" : "vnkEðZFUVNahqPiR",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "activity monitor ; el0 ; amevtyper01 ; AArch64 ; configurations ; See individual ; AMEVCNTR01 ; RES0 ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "activity monitor ; el0 ; amevtyper01 ; AArch64 ; configurations ; See individual ; AMEVCNTR01 ; RES0 ; assignments",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083188000,
        "permanentid" : "52005964fcd9646ab5a2073f6fbb80a936e1dfa8822e674aa14d3608cd71",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288f31ea212bb66251c0",
        "transactionid" : 965732,
        "title" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083188000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083188135495299,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 901,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 901,
        "sysdate" : 1663083188000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083188135495299,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMEVTYPER01-EL0--Activity-Monitors-Event-Type-Registers-0",
      "Excerpt" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER01_EL0, Activity Monitors Event Type Registers 0 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR01_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMCFGR_EL0, Activity Monitors Configuration Register",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "excerpt" : "[23:14] RAZ Reserved [13:8] SIZE Defines the size of activity monitor event counters. ... [7:0] ... PSTATE.EL == EL2 then\\n if CPTR_EL3.TAM == '1' then\\n AArch64.SystemAccessTrap(EL3, 0x18 ...",
      "firstSentences" : "AMCFGR_EL0, Activity Monitors Configuration Register Global configuration register for the activity monitors. Provides information on supported features, the number of counter groups implemented, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 965732,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1663083187000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 965732,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1663083187000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1663083187250341970,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663083149369,
          "syssize" : 4702,
          "sysdate" : 1663083187000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663083187000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663083187250341970,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMCFGR_EL0, Activity Monitors Configuration Register ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "UyðR6EF8C05WzzTb",
        "urihash" : "UyðR6EF8C05WzzTb",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
        "systransactionid" : 965732,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "activity monitors ; counter groups ; EL0 ; configurations ; Armv8 ; RES0 ; Note Software ; memory-map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "activity monitors ; counter groups ; EL0 ; configurations ; Armv8 ; RES0 ; Note Software ; memory-map",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083187000,
        "permanentid" : "e4815a5214429485b44bc6d534ddd0a42ad71a3131f7be47397e8dba0c00",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288e31ea212bb66251bd",
        "transactionid" : 965732,
        "title" : "AMCFGR_EL0, Activity Monitors Configuration Register ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083187000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083187682171334,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 2770,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083149369,
        "syssize" : 2770,
        "sysdate" : 1663083187000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083187682171334,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
        "syscollection" : "default"
      },
      "Title" : "AMCFGR_EL0, Activity Monitors Configuration Register",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Activity-Monitors-register-summary/AMCFGR-EL0--Activity-Monitors-Configuration-Register",
      "Excerpt" : "[23:14] RAZ Reserved [13:8] SIZE Defines the size of activity monitor event counters. ... [7:0] ... PSTATE.EL == EL2 then\\n if CPTR_EL3.TAM == '1' then\\n AArch64.SystemAccessTrap(EL3, 0x18 ...",
      "FirstSentences" : "AMCFGR_EL0, Activity Monitors Configuration Register Global configuration register for the activity monitors. Provides information on supported features, the number of counter groups implemented, ..."
    } ],
    "totalNumberOfChildResults" : 389,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
      "document_number" : "101593",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5292754",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "kYzfZbeM7eTFoBtx",
      "urihash" : "kYzfZbeM7eTFoBtx",
      "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
      "systransactionid" : 965733,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5292754,
      "numberofpages" : 550,
      "sysconcepts" : "configurations ; registers ; instructions ; Arm Limited ; architectures ; detailed information ; EL1 ; security state ; X3 cores ; translations ; trace unit ; EL2 ; functionality ; performance monitors ; programmers ; power domains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
      "attachmentparentid" : 5292754,
      "parentitem" : "62bb288831ea212bb66250da",
      "concepts" : "configurations ; registers ; instructions ; Arm Limited ; architectures ; detailed information ; EL1 ; security state ; X3 cores ; translations ; trace unit ; EL2 ; functionality ; performance monitors ; programmers ; power domains",
      "documenttype" : "pdf",
      "isattachment" : "5292754",
      "sysindexeddate" : 1663083198000,
      "permanentid" : "0b02d6dbd1a3514ec44b73f6546cb75cec2b61eee56c8d0e3e6f6d07c17d",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb289431ea212bb6625392",
      "transactionid" : 965733,
      "title" : "Arm CortexX3 Core Technical Reference Manual ",
      "subject" : "This manual is for the Cortex‑X3 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "date" : 1663083198000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101593:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1663083198064853502,
      "sysisattachment" : "5292754",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5292754,
      "size" : 3634548,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62bb289431ea212bb6625392",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663083156262,
      "syssubject" : "This manual is for the Cortex‑X3 core. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core.",
      "syssize" : 3634548,
      "sysdate" : 1663083198000,
      "topparent" : "5292754",
      "author" : "Arm Ltd.",
      "label_version" : "0101",
      "systopparentid" : 5292754,
      "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 4724,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663083198000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62bb289431ea212bb6625392",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663083198064853502,
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexX3 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62bb289431ea212bb6625392",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/pdf/arm_cortex_x3_core_trm_101593_0101_06_en.pdf",
    "Excerpt" : "0000-04 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 550 ... Arm® Cortex®‑X3 Core Technical Reference Manual ... Document ID: 101593_0101_06_en",
    "FirstSentences" : "Arm® Cortex®‑X3 Core Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101593_0101_06_en Arm® Cortex®‑X3 ..."
  } ]
}