

================================================================
== Synthesis Summary Report of 'covariance'
================================================================
+ General Information: 
    * Date:           Mon May  5 03:29:56 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        covariance
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                         Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ covariance                                            |     -|  0.32|  2838601|  1.419e+07|         -|  2838602|     -|        no|     -|  14 (~0%)|  2700 (~0%)|  2954 (~0%)|    -|
    | + covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2  |     -|  0.33|    40027|  2.001e+05|         -|    40027|     -|        no|     -|         -|   523 (~0%)|   464 (~0%)|    -|
    |  o VITIS_LOOP_11_1_VITIS_LOOP_14_2                     |    II|  3.65|    40025|  2.001e+05|        31|        5|  8000|       yes|     -|         -|           -|           -|    -|
    | + covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4  |     -|  0.67|     8009|  4.004e+04|         -|     8009|     -|        no|     -|         -|   333 (~0%)|   224 (~0%)|    -|
    |  o VITIS_LOOP_20_3_VITIS_LOOP_22_4                     |     -|  3.65|     8007|  4.004e+04|         9|        1|  8000|       yes|     -|         -|           -|           -|    -|
    | o VITIS_LOOP_27_5                                      |     -|  3.65|  2790560|  1.395e+07|     34882|        -|    80|        no|     -|         -|           -|           -|    -|
    |  o VITIS_LOOP_29_6                                     |     -|  3.65|    34880|  1.744e+05|       436|        -|    80|        no|     -|         -|           -|           -|    -|
    |   + covariance_Pipeline_VITIS_LOOP_32_7                |     -|  0.32|      410|  2.050e+03|         -|      410|     -|        no|     -|   8 (~0%)|   614 (~0%)|   311 (~0%)|    -|
    |    o VITIS_LOOP_32_7                                   |    II|  3.65|      408|  2.040e+03|        13|        4|   100|       yes|     -|         -|           -|           -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| cov_address0  | 13       |
| cov_d0        | 64       |
| data_address0 | 13       |
| data_address1 | 13       |
| data_d0       | 64       |
| data_q0       | 64       |
| data_q1       | 64       |
| mean_address0 | 7        |
| mean_d0       | 64       |
| mean_q0       | 64       |
+---------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| float_n   | ap_none | 64       |
| m         | ap_none | 32       |
| n         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| m        | in        | int      |
| n        | in        | int      |
| float_n  | in        | double   |
| data     | inout     | double*  |
| cov      | out       | double*  |
| mean     | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| m        | m             | port    |          |
| n        | n             | port    |          |
| float_n  | float_n       | port    |          |
| data     | data_address0 | port    | offset   |
| data     | data_ce0      | port    |          |
| data     | data_we0      | port    |          |
| data     | data_d0       | port    |          |
| data     | data_q0       | port    |          |
| data     | data_address1 | port    | offset   |
| data     | data_ce1      | port    |          |
| data     | data_q1       | port    |          |
| cov      | cov_address0  | port    | offset   |
| cov      | cov_ce0       | port    |          |
| cov      | cov_we0       | port    |          |
| cov      | cov_d0        | port    |          |
| mean     | mean_address0 | port    | offset   |
| mean     | mean_ce0      | port    |          |
| mean     | mean_we0      | port    |          |
| mean     | mean_d0       | port    |          |
| mean     | mean_q0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                                   | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+--------------------------------------------------------+-----+--------+------------+------+---------+---------+
| + covariance                                           | 14  |        |            |      |         |         |
|   dadd_64ns_64ns_64_5_full_dsp_1_U16                   | 3   |        | sub1       | dadd | fulldsp | 4       |
|   add_ln27_fu_175_p2                                   | -   |        | add_ln27   | add  | fabric  | 0       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U18               | -   |        | add_ln30   | add  | fabric  | 0       |
|   add_ln30_1_fu_217_p2                                 | -   |        | add_ln30_1 | add  | fabric  | 0       |
|   ddiv_64ns_64ns_64_22_no_dsp_1_U17                    | -   |        | div1       | ddiv | fabric  | 21      |
|   add_ln29_fu_245_p2                                   | -   |        | add_ln29   | add  | fabric  | 0       |
|  + covariance_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_14_2 | 0   |        |            |      |         |         |
|    add_ln11_1_fu_143_p2                                | -   |        | add_ln11_1 | add  | fabric  | 0       |
|    add_ln11_fu_155_p2                                  | -   |        | add_ln11   | add  | fabric  | 0       |
|    add_ln14_fu_248_p2                                  | -   |        | add_ln14   | add  | fabric  | 0       |
|  + covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4 | 0   |        |            |      |         |         |
|    add_ln20_1_fu_122_p2                                | -   |        | add_ln20_1 | add  | fabric  | 0       |
|    add_ln20_fu_134_p2                                  | -   |        | add_ln20   | add  | fabric  | 0       |
|    add_ln22_fu_198_p2                                  | -   |        | add_ln22   | add  | fabric  | 0       |
|  + covariance_Pipeline_VITIS_LOOP_32_7                 | 8   |        |            |      |         |         |
|    add_ln32_fu_139_p2                                  | -   |        | add_ln32   | add  | fabric  | 0       |
|    add_ln33_fu_165_p2                                  | -   |        | add_ln33   | add  | fabric  | 0       |
|    add_ln33_1_fu_171_p2                                | -   |        | add_ln33_1 | add  | fabric  | 0       |
|    add_ln33_2_fu_177_p2                                | -   |        | add_ln33_2 | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U10                   | 8   |        | mul        | dmul | maxdsp  | 4       |
+--------------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

