--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx_WebPACK\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6295 paths analyzed, 690 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.722ns.
--------------------------------------------------------------------------------
Slack:                  10.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.722ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A2      net (fanout=2)        1.490   alu/M_adder_out[3]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.722ns (2.596ns logic, 7.126ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  10.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.353ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.BMUX    Topab                 0.532   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A1      net (fanout=2)        1.256   alu/alu/M_adder_out[1]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.353ns (2.461ns logic, 6.892ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  10.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.260ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y56.B4      net (fanout=12)       1.852   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y56.B       Tilo                  0.235   alu/M_alu_a[7]
                                                       alu/Mmux_M_alu_a141
    SLICE_X14Y57.D2      net (fanout=12)       1.696   alu/M_alu_a[7]
    SLICE_X14Y57.D       Tilo                  0.235   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X16Y59.B3      net (fanout=3)        0.851   alu/alu/boolean/out
    SLICE_X16Y59.B       Tilo                  0.254   alu/read_data_0
                                                       alu/alu/boolean/out3
    SLICE_X16Y59.D2      net (fanout=1)        0.778   alu/alu/boolean/n0012
    SLICE_X16Y59.CMUX    Topdc                 0.456   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_F
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.260ns (2.337ns logic, 6.923ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  10.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.233ns (Levels of Logic = 8)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y53.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y54.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y54.DMUX    Tcind                 0.320   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X21Y53.C2      net (fanout=2)        0.949   alu/M_adder_out[11]
    SLICE_X21Y53.C       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out37
    SLICE_X21Y53.A2      net (fanout=1)        0.542   alu/alu/Mmux_out36
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.233ns (2.821ns logic, 6.412ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  10.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.158ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.296 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.DQ      Tcko                  0.430   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_3
    SLICE_X20Y45.C6      net (fanout=14)       1.241   alu/M_ram3_read_data[3]
    SLICE_X20Y45.C       Tilo                  0.255   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/Mmux_M_alu_b101
    SLICE_X18Y58.CX      net (fanout=21)       1.856   alu/M_alu_b[3]
    SLICE_X18Y58.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[3]
                                                       alu/alu/boolean/out12
    SLICE_X16Y55.CX      net (fanout=3)        1.052   alu/alu/boolean/out11
    SLICE_X16Y55.CMUX    Tcxc                  0.182   alu/Sh63
                                                       alu/alu/boolean/out13
    SLICE_X16Y59.D3      net (fanout=1)        1.116   alu/alu/boolean/n0009
    SLICE_X16Y59.CMUX    Topdc                 0.456   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_F
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.158ns (2.147ns logic, 7.011ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  10.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.197ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.A1      net (fanout=12)       2.190   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.A       Tilo                  0.235   alu/M_alu_b[11]
                                                       alu/Mmux_M_alu_a91
    SLICE_X14Y58.D1      net (fanout=9)        1.184   alu/M_alu_a[2]
    SLICE_X14Y58.CMUX    Topdc                 0.402   alu/alu/boolean/out2
                                                       alu/alu/boolean/out2_F
                                                       alu/alu/boolean/out2
    SLICE_X16Y59.B2      net (fanout=3)        0.795   alu/alu/boolean/out2
    SLICE_X16Y59.B       Tilo                  0.254   alu/read_data_0
                                                       alu/alu/boolean/out3
    SLICE_X16Y59.D2      net (fanout=1)        0.778   alu/alu/boolean/n0012
    SLICE_X16Y59.CMUX    Topdc                 0.456   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_F
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.197ns (2.504ns logic, 6.693ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  10.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.137ns (Levels of Logic = 9)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y53.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y54.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y54.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y55.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y55.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X21Y53.C1      net (fanout=2)        0.767   alu/M_adder_out[13]
    SLICE_X21Y53.C       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out37
    SLICE_X21Y53.A2      net (fanout=1)        0.542   alu/alu/Mmux_out36
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.137ns (2.904ns logic, 6.233ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  10.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.096ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.A1      net (fanout=12)       2.190   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.A       Tilo                  0.235   alu/M_alu_b[11]
                                                       alu/Mmux_M_alu_a91
    SLICE_X20Y58.B2      net (fanout=9)        1.143   alu/M_alu_a[2]
    SLICE_X20Y58.B       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_7_o4
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o4
    SLICE_X20Y58.A1      net (fanout=1)        1.222   alu/alu/boolean/a[15]_reduce_nor_7_o4
    SLICE_X20Y58.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_7_o4
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X17Y57.B1      net (fanout=1)        1.085   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X17Y57.B       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/boolean/Mmux_out_4
    SLICE_X17Y57.C4      net (fanout=1)        0.320   alu/alu/Mmux_out_4
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.096ns (2.159ns logic, 6.937ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  10.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.032ns (Levels of Logic = 7)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y53.AMUX    Tcina                 0.220   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y56.A4      net (fanout=2)        0.770   alu/M_adder_out[4]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.032ns (2.623ns logic, 6.409ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  10.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.027ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y56.B4      net (fanout=12)       1.852   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X22Y56.B       Tilo                  0.235   alu/M_alu_a[7]
                                                       alu/Mmux_M_alu_a141
    SLICE_X14Y57.D2      net (fanout=12)       1.696   alu/M_alu_a[7]
    SLICE_X14Y57.D       Tilo                  0.235   alu/alu/boolean/out
                                                       alu/alu/boolean/out1
    SLICE_X16Y58.B1      net (fanout=3)        0.782   alu/alu/boolean/out
    SLICE_X16Y58.B       Tilo                  0.254   alu/alu/boolean/N26
                                                       alu/alu/boolean/GND_17_o_b[15]_or_16_OUT<0>1
    SLICE_X16Y59.C4      net (fanout=1)        0.640   alu/alu/boolean/GND_17_o_b[15]_or_16_OUT[0]
    SLICE_X16Y59.CMUX    Tilo                  0.430   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_G
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.027ns (2.311ns logic, 6.716ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  11.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.989ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.CMUX    Topac                 0.633   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A6      net (fanout=2)        0.791   alu/M_adder_out[2]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.989ns (2.562ns logic, 6.427ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  11.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.941ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.296 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y50.C1      net (fanout=5)        1.642   alu/M_ram2_read_data[3]
    SLICE_X21Y50.C       Tilo                  0.259   alu/Sh65
                                                       alu/Mmux_M_alu_a101
    SLICE_X14Y58.CX      net (fanout=10)       1.711   alu/M_alu_a[3]
    SLICE_X14Y58.CMUX    Tcxc                  0.192   alu/alu/boolean/out2
                                                       alu/alu/boolean/out2
    SLICE_X16Y59.B2      net (fanout=3)        0.795   alu/alu/boolean/out2
    SLICE_X16Y59.B       Tilo                  0.254   alu/read_data_0
                                                       alu/alu/boolean/out3
    SLICE_X16Y59.D2      net (fanout=1)        0.778   alu/alu/boolean/n0012
    SLICE_X16Y59.CMUX    Topdc                 0.456   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_F
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (2.269ns logic, 6.672ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  11.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.962ns (Levels of Logic = 8)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y53.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y54.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y54.CMUX    Tcinc                 0.279   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X21Y53.B2      net (fanout=2)        0.847   alu/M_adder_out[10]
    SLICE_X21Y53.B       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out35
    SLICE_X21Y53.A6      net (fanout=1)        0.414   alu/alu/Mmux_out34
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.962ns (2.780ns logic, 6.182ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  11.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.956ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X16Y53.A4      net (fanout=12)       1.470   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X16Y53.A       Tilo                  0.254   alu/N12
                                                       alu/Mmux_M_alu_b17
    SLICE_X19Y53.D4      net (fanout=34)       0.555   alu/M_alu_b[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A2      net (fanout=2)        1.490   alu/M_adder_out[3]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.956ns (2.591ns logic, 6.365ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  11.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.918ns (Levels of Logic = 8)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y53.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y54.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y54.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y55.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y55.DMUX    Tcind                 0.320   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X21Y53.A1      net (fanout=2)        1.339   alu/M_adder_n
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.918ns (2.655ns logic, 6.263ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  11.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.916ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.AMUX    Topaa                 0.456   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A5      net (fanout=2)        0.895   alu/alu/M_adder_out[0]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.916ns (2.385ns logic, 6.531ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.907ns (Levels of Logic = 9)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y53.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y54.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y54.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y55.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y55.CMUX    Tcinc                 0.279   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X21Y53.C4      net (fanout=2)        0.568   alu/M_adder_out[14]
    SLICE_X21Y53.C       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out37
    SLICE_X21Y53.A2      net (fanout=1)        0.542   alu/alu/Mmux_out36
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.907ns (2.873ns logic, 6.034ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  11.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.902ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y58.B5      net (fanout=12)       1.616   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y58.B       Tilo                  0.235   alu/M_ram2_read_data[3]
                                                       alu/Mmux_M_alu_b91_1
    SLICE_X18Y58.D3      net (fanout=4)        0.940   alu/Mmux_M_alu_b91
    SLICE_X18Y58.CMUX    Topdc                 0.402   alu/M_ram2_read_data[3]
                                                       alu/alu/boolean/out12_F
                                                       alu/alu/boolean/out12
    SLICE_X16Y55.CX      net (fanout=3)        1.052   alu/alu/boolean/out11
    SLICE_X16Y55.CMUX    Tcxc                  0.182   alu/Sh63
                                                       alu/alu/boolean/out13
    SLICE_X16Y59.D3      net (fanout=1)        1.116   alu/alu/boolean/n0009
    SLICE_X16Y59.CMUX    Topdc                 0.456   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_F
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.902ns (2.432ns logic, 6.470ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.829ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.A1      net (fanout=12)       2.190   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.A       Tilo                  0.235   alu/M_alu_b[11]
                                                       alu/Mmux_M_alu_a91
    SLICE_X14Y58.D1      net (fanout=9)        1.184   alu/M_alu_a[2]
    SLICE_X14Y58.CMUX    Topdc                 0.402   alu/alu/boolean/out2
                                                       alu/alu/boolean/out2_F
                                                       alu/alu/boolean/out2
    SLICE_X16Y58.B6      net (fanout=3)        0.591   alu/alu/boolean/out2
    SLICE_X16Y58.B       Tilo                  0.254   alu/alu/boolean/N26
                                                       alu/alu/boolean/GND_17_o_b[15]_or_16_OUT<0>1
    SLICE_X16Y59.C4      net (fanout=1)        0.640   alu/alu/boolean/GND_17_o_b[15]_or_16_OUT[0]
    SLICE_X16Y59.CMUX    Tilo                  0.430   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_G
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.829ns (2.478ns logic, 6.351ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  11.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_2 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.760ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.296 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_2 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.CQ      Tcko                  0.430   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_2
    SLICE_X18Y45.D5      net (fanout=14)       1.383   alu/M_ram3_read_data[2]
    SLICE_X18Y45.D       Tilo                  0.235   alu/M_alu_b[2]
                                                       alu/Mmux_M_alu_b91
    SLICE_X20Y58.B3      net (fanout=25)       1.709   alu/M_alu_b[2]
    SLICE_X20Y58.B       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_7_o4
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o4
    SLICE_X20Y58.A1      net (fanout=1)        1.222   alu/alu/boolean/a[15]_reduce_nor_7_o4
    SLICE_X20Y58.A       Tilo                  0.254   alu/alu/boolean/a[15]_reduce_nor_7_o4
                                                       alu/alu/boolean/a[15]_reduce_nor_7_o6
    SLICE_X17Y57.B1      net (fanout=1)        1.085   alu/alu/boolean/a[15]_reduce_nor_7_o
    SLICE_X17Y57.B       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/boolean/Mmux_out_4
    SLICE_X17Y57.C4      net (fanout=1)        0.320   alu/alu/Mmux_out_4
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.760ns (2.064ns logic, 6.696ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  11.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.741ns (Levels of Logic = 5)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.A1      net (fanout=12)       2.190   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X18Y57.A       Tilo                  0.235   alu/M_alu_b[11]
                                                       alu/Mmux_M_alu_a91
    SLICE_X20Y52.CX      net (fanout=9)        1.371   alu/M_alu_a[2]
    SLICE_X20Y52.DMUX    Tcxd                  0.333   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A2      net (fanout=2)        1.490   alu/M_adder_out[3]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.741ns (1.979ns logic, 6.762ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  11.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.737ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y45.C2      net (fanout=12)       0.725   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X20Y45.C       Tilo                  0.255   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/Mmux_M_alu_b101
    SLICE_X18Y58.CX      net (fanout=21)       1.856   alu/M_alu_b[3]
    SLICE_X18Y58.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[3]
                                                       alu/alu/boolean/out12
    SLICE_X16Y55.CX      net (fanout=3)        1.052   alu/alu/boolean/out11
    SLICE_X16Y55.CMUX    Tcxc                  0.182   alu/Sh63
                                                       alu/alu/boolean/out13
    SLICE_X16Y59.D3      net (fanout=1)        1.116   alu/alu/boolean/n0009
    SLICE_X16Y59.CMUX    Topdc                 0.456   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_F
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.737ns (2.242ns logic, 6.495ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.698ns (Levels of Logic = 5)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X20Y52.AX      net (fanout=29)       1.415   alu/M_alu_alufn[0]
    SLICE_X20Y52.DMUX    Taxd                  0.485   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A2      net (fanout=2)        1.490   alu/M_adder_out[3]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.698ns (2.155ns logic, 6.543ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  11.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.671ns (Levels of Logic = 9)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y53.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y54.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y54.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y55.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y55.AMUX    Tcina                 0.220   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X21Y53.C6      net (fanout=2)        0.391   alu/M_adder_out[12]
    SLICE_X21Y53.C       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out37
    SLICE_X21Y53.A2      net (fanout=1)        0.542   alu/alu/Mmux_out36
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.671ns (2.814ns logic, 5.857ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  11.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.603ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.AQ      Tcko                  0.476   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X17Y55.D6      net (fanout=1)        0.857   alu/M_ram1_read_data[0]
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A2      net (fanout=2)        1.490   alu/M_adder_out[3]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.603ns (2.547ns logic, 6.056ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.296 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y56.DQ      Tcko                  0.430   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_3
    SLICE_X20Y45.C6      net (fanout=14)       1.241   alu/M_ram3_read_data[3]
    SLICE_X20Y45.C       Tilo                  0.255   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/Mmux_M_alu_b101
    SLICE_X18Y58.CX      net (fanout=21)       1.856   alu/M_alu_b[3]
    SLICE_X18Y58.CMUX    Tcxc                  0.192   alu/M_ram2_read_data[3]
                                                       alu/alu/boolean/out12
    SLICE_X17Y58.A3      net (fanout=3)        0.596   alu/alu/boolean/out11
    SLICE_X17Y58.A       Tilo                  0.259   alu/alu/boolean/N20
                                                       alu/alu/boolean/a[15]_GND_17_o_or_14_OUT<0>1
    SLICE_X16Y59.C3      net (fanout=1)        0.969   alu/alu/boolean/a[15]_GND_17_o_or_14_OUT[0]
    SLICE_X16Y59.CMUX    Tilo                  0.430   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_G
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.606ns (2.198ns logic, 6.408ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  11.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.625ns (Levels of Logic = 8)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D2      net (fanout=12)       1.927   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y53.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y53.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y54.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y54.AMUX    Tcina                 0.220   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X21Y53.B4      net (fanout=2)        0.569   alu/M_adder_out[8]
    SLICE_X21Y53.B       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out35
    SLICE_X21Y53.A6      net (fanout=1)        0.414   alu/alu/Mmux_out34
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.625ns (2.721ns logic, 5.904ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  11.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.573ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.296 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.DQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_3
    SLICE_X21Y50.C1      net (fanout=5)        1.642   alu/M_ram2_read_data[3]
    SLICE_X21Y50.C       Tilo                  0.259   alu/Sh65
                                                       alu/Mmux_M_alu_a101
    SLICE_X14Y58.CX      net (fanout=10)       1.711   alu/M_alu_a[3]
    SLICE_X14Y58.CMUX    Tcxc                  0.192   alu/alu/boolean/out2
                                                       alu/alu/boolean/out2
    SLICE_X16Y58.B6      net (fanout=3)        0.591   alu/alu/boolean/out2
    SLICE_X16Y58.B       Tilo                  0.254   alu/alu/boolean/N26
                                                       alu/alu/boolean/GND_17_o_b[15]_or_16_OUT<0>1
    SLICE_X16Y59.C4      net (fanout=1)        0.640   alu/alu/boolean/GND_17_o_b[15]_or_16_OUT[0]
    SLICE_X16Y59.CMUX    Tilo                  0.430   alu/read_data_0
                                                       alu/alu/boolean/Mmux_out_4_f7_G
                                                       alu/alu/boolean/Mmux_out_4_f7
    SLICE_X17Y57.C2      net (fanout=1)        0.769   alu/alu/Mmux_out_4_f7
    SLICE_X17Y57.C       Tilo                  0.259   alu/alu/boolean/a[15]_b[15]_or_5_OUT[0]
                                                       alu/alu/Mmux_out39_SW0
    SLICE_X17Y48.A4      net (fanout=1)        0.977   alu/alu/N35
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.573ns (2.243ns logic, 6.330ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd2_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.574ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd2_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.AQ      Tcko                  0.430   alu/M_autostate_q_FSM_FFd2_1
                                                       alu/M_autostate_q_FSM_FFd2_1
    SLICE_X17Y55.D5      net (fanout=4)        0.874   alu/M_autostate_q_FSM_FFd2_1
    SLICE_X17Y55.D       Tilo                  0.259   alu/M_alu_alufn[0]
                                                       alu/Mmux_M_alu_alufn11
    SLICE_X19Y53.D3      net (fanout=29)       0.859   alu/M_alu_alufn[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A2      net (fanout=2)        1.490   alu/M_adder_out[3]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (2.501ns logic, 6.073ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  11.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.587ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.525   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X16Y53.A4      net (fanout=12)       1.470   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X16Y53.A       Tilo                  0.254   alu/N12
                                                       alu/Mmux_M_alu_b17
    SLICE_X19Y53.D4      net (fanout=34)       0.555   alu/M_alu_b[0]
    SLICE_X19Y53.D       Tilo                  0.259   alu/alu/adder/Maddsub_sum_lut[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y52.A2      net (fanout=1)        1.139   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y52.BMUX    Topab                 0.532   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y56.A1      net (fanout=2)        1.256   alu/alu/M_adder_out[1]
    SLICE_X20Y56.A       Tilo                  0.254   alu/alu/Mmux_out151
                                                       alu/alu/Mmux_out36
    SLICE_X21Y53.A4      net (fanout=1)        0.721   alu/alu/Mmux_out35
    SLICE_X21Y53.A       Tilo                  0.259   alu/alu/N38
                                                       alu/alu/Mmux_out38
    SLICE_X17Y48.A6      net (fanout=1)        0.990   alu/alu/Mmux_out37
    SLICE_X17Y48.CLK     Tas                   0.373   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out39
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.587ns (2.456ns logic, 6.131ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: toggle_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: start_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.722|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6295 paths, 0 nets, and 1289 connections

Design statistics:
   Minimum period:   9.722ns{1}   (Maximum frequency: 102.859MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 15:41:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



