{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608435336760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608435336767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 20 11:35:36 2020 " "Processing started: Sun Dec 20 11:35:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608435336767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435336767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off draw -c draw " "Command: quartus_map --read_settings_files=on --write_settings_files=off draw -c draw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435336768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608435337159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608435337159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_fifo_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file triangle_fifo_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_fifo_ram " "Found entity 1: triangle_fifo_ram" {  } { { "triangle_fifo_ram.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo_ram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608435346168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435346168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file triangle_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_fifo " "Found entity 1: triangle_fifo" {  } { { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608435346171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435346171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_writer " "Found entity 1: fifo_writer" {  } { { "fifo_writer.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/fifo_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608435346173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435346173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_triangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_triangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_triangle " "Found entity 1: draw_triangle" {  } { { "draw_triangle.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_triangle.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608435346175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435346175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_test_top_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_test_top_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_test_top_testbench " "Found entity 1: draw_test_top_testbench" {  } { { "draw_test_top_testbench.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608435346182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435346182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_test_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_test_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_test_top " "Found entity 1: draw_test_top" {  } { { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608435346185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435346185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_line " "Found entity 1: draw_line" {  } { { "draw_line.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_line.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608435346187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435346187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "draw.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608435346190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435346190 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "triangle_fifo triangle_fifo.sv(18) " "Verilog HDL Parameter Declaration warning at triangle_fifo.sv(18): Parameter Declaration in module \"triangle_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608435346190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "draw_test_top " "Elaborating entity \"draw_test_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608435346239 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "proj_triangle_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"proj_triangle_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346240 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "proj_triangle_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"proj_triangle_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw draw:draw_instance " "Elaborating entity \"draw\" for hierarchy \"draw:draw_instance\"" {  } { { "draw_test_top.sv" "draw_instance" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608435346241 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "triangle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"triangle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346242 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "triangle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"triangle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_triangle draw:draw_instance\|draw_triangle:dl " "Elaborating entity \"draw_triangle\" for hierarchy \"draw:draw_instance\|draw_triangle:dl\"" {  } { { "draw.sv" "dl" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608435346243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_line draw:draw_instance\|draw_triangle:dl\|draw_line:dl " "Elaborating entity \"draw_line\" for hierarchy \"draw:draw_instance\|draw_triangle:dl\|draw_line:dl\"" {  } { { "draw_triangle.sv" "dl" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_triangle.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608435346245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_fifo triangle_fifo:tf " "Elaborating entity \"triangle_fifo\" for hierarchy \"triangle_fifo:tf\"" {  } { { "draw_test_top.sv" "tf" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608435346247 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "triangle_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"triangle_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "triangle_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"triangle_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "triangle_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"triangle_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "triangle_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"triangle_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_fifo_ram triangle_fifo:tf\|triangle_fifo_ram:tfr " "Elaborating entity \"triangle_fifo_ram\" for hierarchy \"triangle_fifo:tf\|triangle_fifo_ram:tfr\"" {  } { { "triangle_fifo.sv" "tfr" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608435346253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_writer fifo_writer:fw " "Elaborating entity \"fifo_writer\" for hierarchy \"fifo_writer:fw\"" {  } { { "draw_test_top.sv" "fw" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608435346255 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "proj_triangle_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"proj_triangle_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346256 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "proj_triangle_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"proj_triangle_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608435346256 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|fifo_rtl_0 " "Inferred RAM node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1608435347440 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 37 " "Parameter WIDTH_A set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 100 " "Parameter NUMWORDS_A set to 100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 37 " "Parameter WIDTH_B set to 37" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 100 " "Parameter NUMWORDS_B set to 100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608435347708 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608435347708 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608435347708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608435347767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 37 " "Parameter \"WIDTH_A\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 100 " "Parameter \"NUMWORDS_A\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 37 " "Parameter \"WIDTH_B\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 100 " "Parameter \"NUMWORDS_B\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608435347767 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608435347767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvg1 " "Found entity 1: altsyncram_kvg1" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608435347817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435347817 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a0 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a1 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a2 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a3 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a4 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a5 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a6 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a7 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a8 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a9 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a10 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a11 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a12 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a13 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a14 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a15 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a16 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a17 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a18 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a19 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a20 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a21 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a22 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a23 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a24 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a25 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a26 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a27 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a28 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a29 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a30 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a31 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a32 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 933 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a33 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a34 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a35 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 1017 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a36 " "Synthesized away node \"triangle_fifo:tf\|triangle_fifo_ram:tfr\|altsyncram:fifo_rtl_0\|altsyncram_kvg1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/db/altsyncram_kvg1.tdf" 1045 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "triangle_fifo.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/triangle_fifo.sv" 29 0 0 } } { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435347989 "|draw_test_top|triangle_fifo:tf|triangle_fifo_ram:tfr|altsyncram:fifo_rtl_0|altsyncram_kvg1:auto_generated|ram_block1a36"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1608435347989 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1608435347989 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "492 " "492 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608435348037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608435348175 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608435348175 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435348476 "|draw_test_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435348476 "|draw_test_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435348476 "|draw_test_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435348476 "|draw_test_top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear_start " "No output dependent on input pin \"clear_start\"" {  } { { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435348476 "|draw_test_top|clear_start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435348476 "|draw_test_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "draw_start " "No output dependent on input pin \"draw_start\"" {  } { { "draw_test_top.sv" "" { Text "D:/GZM/study/ELSE/ECE385_Project/Final/Test/draw/draw_test_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608435348476 "|draw_test_top|draw_start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608435348476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608435348477 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608435348477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608435348477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608435348527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 11:35:48 2020 " "Processing ended: Sun Dec 20 11:35:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608435348527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608435348527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608435348527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608435348527 ""}
