ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 1
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"stm32_sal_xspi.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c"
  25              		.section	.text.SAL_XSPI_SetClock,"ax",%progbits
  26              		.align	1
  27              		.global	SAL_XSPI_SetClock
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	SAL_XSPI_SetClock:
  33              	.LVL0:
  34              	.LFB862:
   1:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
   2:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   ******************************************************************************
   3:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @file   stm32_sal_xspi.c
   4:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @author  MCD Application Team
   5:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief   This file implements the software adaptation layer for XSPI.
   6:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   ******************************************************************************
   7:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @attention
   8:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   *
   9:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * All rights reserved.
  11:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   *
  12:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * in the root directory of this software component.
  14:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   *
  16:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   ******************************************************************************
  17:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
  18:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  19:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /* Includes ------------------------------------------------------------------*/
  20:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #include "stm32_extmem.h"
  21:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #include "stm32_extmem_conf.h"
  22:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if EXTMEM_SAL_XSPI_DEBUG_LEVEL != 0 && defined(EXTMEM_MACRO_DEBUG)
  23:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #include <stdio.h>
  24:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* EXTMEM_SAL_XSPI_DEBUG_LEVEL != 0 && EXTMEM_MACRO_DEBUG */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 2


  25:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  26:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if EXTMEM_SAL_XSPI == 1
  27:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  28:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #include "stm32_sal_xspi_type.h"
  29:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #include "stm32_sal_xspi_api.h"
  30:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  31:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /** @defgroup SAL_XSPI SAL_XSPI : Software adaptation layer for XSPI
  32:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @ingroup EXTMEM_SAL
  33:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @{
  34:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
  35:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  36:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /* Private Macros ------------------------------------------------------------*/
  37:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /** @defgroup SAL_XSPI_Private_Macros SAL XSPI Private Macros
  38:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @{
  39:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
  40:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  41:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if EXTMEM_SAL_XSPI_DEBUG_LEVEL == 0 || !defined(EXTMEM_MACRO_DEBUG)
  42:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_BEGIN()
  43:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_DATA(_STR_)
  44:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_INT(_INT_ )
  45:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_INTD(_INT_ )
  46:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_END()
  47:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_AUTOPOLLING(_DR_,_MVAL_,_MMASK_)
  48:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define STR_PHY_LINK(_PHY_)
  49:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #else
  50:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
  51:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief Trace header macro.
  52:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
  53:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_BEGIN()     EXTMEM_MACRO_DEBUG("\t\tSALXSPI::");
  54:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  55:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** const uint8_t phylink_string[][17] = {"PHY_LINK_1S1S1S",
  56:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_1S1S2S",
  57:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_1S2S2S",
  58:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_1S1D1D",
  59:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_4S4S4S",
  60:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_4S4D4D",
  61:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_4D4D4D",
  62:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_1S8S8S",
  63:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_8S8D8D",
  64:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_8D8D8D",
  65:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_RAM8",
  66:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined(HAL_XSPI_DATA_16_LINES)
  67:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                       "PHY_LINK_RAM16",
  68:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* HAL_XSPI_DATA_16_LINES */
  69:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                      };
  70:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  71:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define STR_PHY_LINK(_PHY_)  phylink_string[_PHY_]
  72:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  73:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
  74:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief Trace data string macro.
  75:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
  76:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_DATA(_STR_) EXTMEM_MACRO_DEBUG(_STR_);
  77:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  78:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
  79:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief Trace data integer macro.
  80:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
  81:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_INT(_INT_)                         \
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 3


  82:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {                                                    \
  83:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     char str[10];                                      \
  84:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)snprintf(str, sizeof(str), "0x%x", _INT_);   \
  85:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     EXTMEM_MACRO_DEBUG(str);                           \
  86:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
  87:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  88:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_INTD(_INT_)                        \
  89:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {                                                    \
  90:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     char str[15];                                      \
  91:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)snprintf(str, sizeof(str), "%zu", _INT_);    \
  92:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     EXTMEM_MACRO_DEBUG(str);                           \
  93:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
  94:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
  95:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
  96:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief Trace close macro
  97:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
  98:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_PARAM_END()       EXTMEM_MACRO_DEBUG("\n");
  99:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 100:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if EXTMEM_SAL_XSPI_DEBUG_LEVEL == 2
 101:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_AUTOPOLLING(_DR_,_MVAL_,_MMASK_)                                                    \
 102:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {                                                                                               \
 103:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     char str[50];                                                                                 \
 104:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)snprintf(str, sizeof(str),"DR:0x%x::MVal:0x%x::MMask:0x%x\n\r", _DR_, _MVAL_, _MMASK_); \
 105:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_BEGIN()                                                                           \
 106:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_DATA(str)                                                                         \
 107:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_END()                                                                             \
 108:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 109:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #else
 110:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define DEBUG_AUTOPOLLING(_DR_,_MVAL_,_MMASK_)
 111:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* EXTMEM_SAL_XSPI_DEBUG_LEVEL == 2 */
 112:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* EXTMEM_SAL_XSPI_DEBUG_LEVEL == 0 || !EXTMEM_MACRO_DEBUG */
 113:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 114:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 115:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief Default SAL timeout (100 ms)
 116:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
 117:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 118:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #define SAL_XSPI_TIMEOUT_DEFAULT_VALUE (100U)
 119:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 120:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 121:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @}
 122:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
 123:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 124:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
 125:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /** @defgroup SAL_XSPI_Private_Transfer SAL XSPI Dma transfer management definition
 126:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @{
 127:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
 128:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 129:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief State of the transfer status
 130:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
 131:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** typedef enum
 132:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 133:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   SALXSPI_TRANSFER_NONE, /*!< */
 134:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   SALXSPI_TRANSFER_OK,
 135:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   SALXSPI_TRANSFER_ERROR
 136:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** } SAL_XSPI_TRANSFER_STATUS;
 137:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 138:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 4


 139:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief Variable of the transfer status
 140:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
 141:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** volatile SAL_XSPI_TRANSFER_STATUS salXSPI_status = SALXSPI_TRANSFER_NONE;
 142:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 143:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 144:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @}
 145:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
 146:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
 147:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 148:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /* Private typedefs ---------------------------------------------------------*/
 149:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /* Private functions ---------------------------------------------------------*/
 150:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /** @defgroup SAL_XSPI_Private_Functions SAL XSP Private Functions
 151:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @{
 152:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
 153:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** uint16_t XSPI_FormatCommand(uint8_t CommandExtension, uint32_t InstructionWidth, uint8_t Command);
 154:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef XSPI_Transmit(SAL_XSPI_ObjectTypeDef *SalXspi, const uint8_t *Data);
 155:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef XSPI_Receive(SAL_XSPI_ObjectTypeDef *SalXspi,  uint8_t *Data);
 156:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
 157:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** void SAL_XSPI_ErrorCallback(struct __XSPI_HandleTypeDef *hxspi);
 158:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** void SAL_XSPI_CompleteCallback(struct __XSPI_HandleTypeDef *hxspi);
 159:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
 160:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 161:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 162:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @}
 163:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
 164:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 165:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /* Exported variables ---------------------------------------------------------*/
 166:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /* Private variables ---------------------------------------------------------*/
 167:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 168:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 169:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /** @defgroup SAL_XSPI_Exported_Functions SAL XSP Exported Functions
 170:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @{
 171:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
 172:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 173:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 174:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function sets the clock according the clock in and the expected clock
 175:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 176:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param ClockIn Clock in input
 177:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param ClockRequested Clock requested
 178:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param ClockReal Pointer on the value of the real clock used
 179:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 180:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 181:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_SetClock(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t ClockIn, uint32_t Clo
 182:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                     uint32_t *ClockReal)
 183:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
  35              		.loc 1 183 1 view -0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 0, uses_anonymous_args = 0
  39              		@ link register save eliminated.
 184:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr = HAL_OK;
  40              		.loc 1 184 3 view .LVU1
 185:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   uint32_t divider;
  41              		.loc 1 185 3 view .LVU2
 186:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 187:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (ClockRequested == 0u)
  42              		.loc 1 187 3 view .LVU3
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 5


  43              		.loc 1 187 6 is_stmt 0 view .LVU4
  44 0000 DAB1     		cbz	r2, .L4
 183:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr = HAL_OK;
  45              		.loc 1 183 1 view .LVU5
  46 0002 10B4     		push	{r4}
  47              	.LCFI0:
  48              		.cfi_def_cfa_offset 4
  49              		.cfi_offset 4, -4
  50 0004 9446     		mov	ip, r2
 188:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 189:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = HAL_ERROR;
 190:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 191:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else
 192:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 193:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     divider = (ClockIn / ClockRequested);
  51              		.loc 1 193 5 is_stmt 1 view .LVU6
  52              		.loc 1 193 13 is_stmt 0 view .LVU7
  53 0006 B1FBF2F2 		udiv	r2, r1, r2
  54              	.LVL1:
 194:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     if (divider >= 1u)
  55              		.loc 1 194 5 is_stmt 1 view .LVU8
  56              		.loc 1 194 8 is_stmt 0 view .LVU9
  57 000a 8C45     		cmp	ip, r1
  58 000c 05D8     		bhi	.L3
 195:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 196:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       *ClockReal = ClockIn / divider;
  59              		.loc 1 196 7 is_stmt 1 view .LVU10
  60              		.loc 1 196 28 is_stmt 0 view .LVU11
  61 000e B1FBF2F4 		udiv	r4, r1, r2
  62              		.loc 1 196 18 view .LVU12
  63 0012 1C60     		str	r4, [r3]
 197:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       if (*ClockReal <= ClockRequested)
  64              		.loc 1 197 7 is_stmt 1 view .LVU13
  65              		.loc 1 197 10 is_stmt 0 view .LVU14
  66 0014 6445     		cmp	r4, ip
  67 0016 00D8     		bhi	.L3
 198:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       {
 199:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         divider--;
  68              		.loc 1 199 9 is_stmt 1 view .LVU15
  69              		.loc 1 199 16 is_stmt 0 view .LVU16
  70 0018 013A     		subs	r2, r2, #1
  71              	.LVL2:
  72              	.L3:
 200:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
 201:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 202:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 203:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Real clock calculation */
 204:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     *ClockReal = ClockIn / (divider + 1u);
  73              		.loc 1 204 5 is_stmt 1 view .LVU17
  74              		.loc 1 204 37 is_stmt 0 view .LVU18
  75 001a 02F1010C 		add	ip, r2, #1
  76              	.LVL3:
  77              		.loc 1 204 26 view .LVU19
  78 001e B1FBFCF1 		udiv	r1, r1, ip
  79              	.LVL4:
  80              		.loc 1 204 16 view .LVU20
  81 0022 1960     		str	r1, [r3]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 6


 205:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 206:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_BEGIN();
  82              		.loc 1 206 24 is_stmt 1 view .LVU21
 207:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_DATA("::CLOCKDIV::");
  83              		.loc 1 207 37 view .LVU22
 208:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_INT(divider + 1);
  84              		.loc 1 208 33 view .LVU23
 209:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_END();
  85              		.loc 1 209 22 view .LVU24
 210:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_BEGIN();
  86              		.loc 1 210 24 view .LVU25
 211:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_DATA("::CLKFREQ::");
  87              		.loc 1 211 36 view .LVU26
 212:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_INTD(*ClockReal);
  88              		.loc 1 212 33 view .LVU27
 213:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_PARAM_END();
  89              		.loc 1 213 22 view .LVU28
 214:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     MODIFY_REG(SalXspi->hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER, (uint32_t)divider << XSPI_DCR2_
  90              		.loc 1 214 5 view .LVU29
  91 0024 0368     		ldr	r3, [r0]
  92              	.LVL5:
  93              		.loc 1 214 5 is_stmt 0 view .LVU30
  94 0026 1968     		ldr	r1, [r3]
  95 0028 CB68     		ldr	r3, [r1, #12]
  96 002a 23F0FF03 		bic	r3, r3, #255
  97 002e 1343     		orrs	r3, r3, r2
  98 0030 CB60     		str	r3, [r1, #12]
 184:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   uint32_t divider;
  99              		.loc 1 184 21 view .LVU31
 100 0032 0020     		movs	r0, #0
 101              	.LVL6:
 215:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 216:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 217:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 102              		.loc 1 217 3 is_stmt 1 view .LVU32
 218:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 103              		.loc 1 218 1 is_stmt 0 view .LVU33
 104 0034 5DF8044B 		ldr	r4, [sp], #4
 105              	.LCFI1:
 106              		.cfi_restore 4
 107              		.cfi_def_cfa_offset 0
 108 0038 7047     		bx	lr
 109              	.LVL7:
 110              	.L4:
 189:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 111              		.loc 1 189 10 view .LVU34
 112 003a 0120     		movs	r0, #1
 113              	.LVL8:
 217:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 114              		.loc 1 217 3 is_stmt 1 view .LVU35
 115              		.loc 1 218 1 is_stmt 0 view .LVU36
 116 003c 7047     		bx	lr
 117              		.cfi_endproc
 118              	.LFE862:
 120              		.section	.text.SAL_XSPI_Init,"ax",%progbits
 121              		.align	1
 122              		.global	SAL_XSPI_Init
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 7


 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	SAL_XSPI_Init:
 128              	.LVL9:
 129              	.LFB863:
 219:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 220:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 221:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function is used to configure the way to discuss with the memory
 222:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 223:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param HALHandle HAl XSPI handle used for memory access
 224:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 225:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 226:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_Init(SAL_XSPI_ObjectTypeDef *SalXspi, void *HALHandle)
 227:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 130              		.loc 1 227 1 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 80
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		.loc 1 227 1 is_stmt 0 view .LVU38
 135 0000 70B5     		push	{r4, r5, r6, lr}
 136              	.LCFI2:
 137              		.cfi_def_cfa_offset 16
 138              		.cfi_offset 4, -16
 139              		.cfi_offset 5, -12
 140              		.cfi_offset 6, -8
 141              		.cfi_offset 14, -4
 142 0002 94B0     		sub	sp, sp, #80
 143              	.LCFI3:
 144              		.cfi_def_cfa_offset 96
 145 0004 0446     		mov	r4, r0
 146 0006 0D46     		mov	r5, r1
 228:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_commandbase =
 147              		.loc 1 228 3 is_stmt 1 view .LVU39
 148              		.loc 1 228 26 is_stmt 0 view .LVU40
 149 0008 4C26     		movs	r6, #76
 150 000a 3246     		mov	r2, r6
 151 000c 0021     		movs	r1, #0
 152              	.LVL10:
 153              		.loc 1 228 26 view .LVU41
 154 000e 01A8     		add	r0, sp, #4
 155              	.LVL11:
 156              		.loc 1 228 26 view .LVU42
 157 0010 FFF7FEFF 		bl	memset
 158              	.LVL12:
 159 0014 5A23     		movs	r3, #90
 160 0016 0393     		str	r3, [sp, #12]
 161 0018 0123     		movs	r3, #1
 162 001a 0493     		str	r3, [sp, #16]
 163 001c 4FF48073 		mov	r3, #256
 164 0020 0893     		str	r3, [sp, #32]
 165 0022 4FF40053 		mov	r3, #8192
 166 0026 0993     		str	r3, [sp, #36]
 167 0028 4FF08073 		mov	r3, #16777216
 168 002c 0F93     		str	r3, [sp, #60]
 169 002e 0823     		movs	r3, #8
 170 0030 1293     		str	r3, [sp, #72]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 8


 229:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 230:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .OperationType = HAL_XSPI_OPTYPE_COMMON_CFG,
 231:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .IOSelect = HAL_XSPI_SELECT_IO_7_0,
 232:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE,
 233:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .Instruction = EXTMEM_READ_SFDP_COMMAND,
 234:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS,
 235:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE,
 236:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE,
 237:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .AddressMode = HAL_XSPI_ADDRESS_1_LINE,
 238:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .AddressWidth = HAL_XSPI_ADDRESS_24_BITS,
 239:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .Address = 0x0,
 240:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE,
 241:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .DataMode = HAL_XSPI_DATA_1_LINE,
 242:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .DataLength = 0x0,
 243:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE,
 244:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .DummyCycles = EXTMEM_READ_SFDP_NB_DUMMY_CYCLES_DEFAULT,
 245:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .DQSMode = HAL_XSPI_DQS_DISABLE,
 246:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined(XSPI_CCR_SIOO)
 247:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .SIOOMode = HAL_XSPI_SIOO_INST_EVERY_CMD,
 248:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* XSPI_CCR_SIOO */
 249:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   };
 250:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 251:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   SalXspi->hxspi = (XSPI_HandleTypeDef *)HALHandle;
 171              		.loc 1 251 3 is_stmt 1 view .LVU43
 172              		.loc 1 251 18 is_stmt 0 view .LVU44
 173 0032 2046     		mov	r0, r4
 174 0034 40F8045B 		str	r5, [r0], #4
 252:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   SalXspi->Commandbase = s_commandbase;
 175              		.loc 1 252 3 is_stmt 1 view .LVU45
 176              		.loc 1 252 24 is_stmt 0 view .LVU46
 177 0038 3246     		mov	r2, r6
 178 003a 01A9     		add	r1, sp, #4
 179 003c FFF7FEFF 		bl	memcpy
 180              	.LVL13:
 253:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   SalXspi->CommandExtension = 0;
 181              		.loc 1 253 3 is_stmt 1 view .LVU47
 182              		.loc 1 253 29 is_stmt 0 view .LVU48
 183 0040 0020     		movs	r0, #0
 184 0042 84F85000 		strb	r0, [r4, #80]
 254:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   SalXspi->PhyLink = PHY_LINK_1S1S1S;
 185              		.loc 1 254 3 is_stmt 1 view .LVU49
 186              		.loc 1 254 20 is_stmt 0 view .LVU50
 187 0046 84F85200 		strb	r0, [r4, #82]
 255:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 256:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
 257:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Set completion call back */
 258:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_XSPI_RegisterCallback(SalXspi->hxspi, HAL_XSPI_RX_CPLT_CB_ID, SAL_XSPI_CompleteCallback);
 259:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_XSPI_RegisterCallback(SalXspi->hxspi, HAL_XSPI_TX_CPLT_CB_ID, SAL_XSPI_CompleteCallback);
 260:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Set the error callback */
 261:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_XSPI_RegisterCallback(SalXspi->hxspi, HAL_XSPI_ERROR_CB_ID, SAL_XSPI_ErrorCallback);
 262:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
 263:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 264:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return HAL_OK;
 188              		.loc 1 264 3 is_stmt 1 view .LVU51
 265:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 189              		.loc 1 265 1 is_stmt 0 view .LVU52
 190 004a 14B0     		add	sp, sp, #80
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 9


 191              	.LCFI4:
 192              		.cfi_def_cfa_offset 16
 193              		@ sp needed
 194 004c 70BD     		pop	{r4, r5, r6, pc}
 195              		.loc 1 265 1 view .LVU53
 196              		.cfi_endproc
 197              	.LFE863:
 199              		.section	.text.SAL_XSPI_MemoryConfig,"ax",%progbits
 200              		.align	1
 201              		.global	SAL_XSPI_MemoryConfig
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	SAL_XSPI_MemoryConfig:
 207              	.LVL14:
 208              	.LFB864:
 266:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 267:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 268:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function sets a configuration parameter
 269:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 270:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param ParametersType @ref SAL_XSPI_MemParamTypeTypeDef
 271:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param ParamVal Pointer on the parameter value
 272:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 273:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 274:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_MemoryConfig(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_MemParamTypeTypeD
 275:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                         void *ParamVal)
 276:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 209              		.loc 1 276 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 80
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		.loc 1 276 1 is_stmt 0 view .LVU55
 214 0000 70B5     		push	{r4, r5, r6, lr}
 215              	.LCFI5:
 216              		.cfi_def_cfa_offset 16
 217              		.cfi_offset 4, -16
 218              		.cfi_offset 5, -12
 219              		.cfi_offset 6, -8
 220              		.cfi_offset 14, -4
 221 0002 94B0     		sub	sp, sp, #80
 222              	.LCFI6:
 223              		.cfi_def_cfa_offset 96
 224 0004 0646     		mov	r6, r0
 225 0006 0C46     		mov	r4, r1
 226 0008 1546     		mov	r5, r2
 277:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr = HAL_OK;
 227              		.loc 1 277 3 is_stmt 1 view .LVU56
 228              	.LVL15:
 278:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_commandbase = SalXspi->Commandbase;
 229              		.loc 1 278 3 view .LVU57
 230              		.loc 1 278 26 is_stmt 0 view .LVU58
 231 000a 4C22     		movs	r2, #76
 232              	.LVL16:
 233              		.loc 1 278 26 view .LVU59
 234 000c 011D     		adds	r1, r0, #4
 235              	.LVL17:
 236              		.loc 1 278 26 view .LVU60
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 10


 237 000e 01A8     		add	r0, sp, #4
 238              	.LVL18:
 239              		.loc 1 278 26 view .LVU61
 240 0010 FFF7FEFF 		bl	memcpy
 241              	.LVL19:
 279:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 280:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   switch (ParametersType)
 242              		.loc 1 280 3 is_stmt 1 view .LVU62
 243 0014 042C     		cmp	r4, #4
 244 0016 00F2F080 		bhi	.L27
 245 001a DFE814F0 		tbh	[pc, r4, lsl #1]
 246              	.L14:
 247 001e 0500     		.2byte	(.L17-.L14)/2
 248 0020 EA00     		.2byte	(.L16-.L14)/2
 249 0022 D300     		.2byte	(.L15-.L14)/2
 250 0024 EE00     		.2byte	(.L27-.L14)/2
 251 0026 DF00     		.2byte	(.L13-.L14)/2
 252              		.p2align 1
 253              	.L17:
 281:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 282:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     case PARAM_PHY_LINK:
 283:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 284:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       SalXspi->PhyLink = *((SAL_XSPI_PhysicalLinkTypeDef *)ParamVal);
 254              		.loc 1 284 7 view .LVU63
 255              		.loc 1 284 26 is_stmt 0 view .LVU64
 256 0028 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 257              		.loc 1 284 24 view .LVU65
 258 002a 86F85230 		strb	r3, [r6, #82]
 285:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_BEGIN();
 259              		.loc 1 285 26 is_stmt 1 view .LVU66
 286:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_DATA("::PARAM_PHY_LINK::");
 260              		.loc 1 286 45 view .LVU67
 287:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_DATA(STR_PHY_LINK(SalXspi->PhyLink));
 261              		.loc 1 287 55 view .LVU68
 288:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       switch (SalXspi->PhyLink)
 262              		.loc 1 288 7 view .LVU69
 263 002e 0B2B     		cmp	r3, #11
 264 0030 00F2E580 		bhi	.L28
 265 0034 DFE803F0 		tbb	[pc, r3]
 266              	.L19:
 267 0038 06       		.byte	(.L26-.L19)/2
 268 0039 06       		.byte	(.L26-.L19)/2
 269 003a 06       		.byte	(.L26-.L19)/2
 270 003b 06       		.byte	(.L26-.L19)/2
 271 003c 1A       		.byte	(.L25-.L19)/2
 272 003d 1A       		.byte	(.L25-.L19)/2
 273 003e 2E       		.byte	(.L24-.L19)/2
 274 003f 47       		.byte	(.L23-.L19)/2
 275 0040 5B       		.byte	(.L22-.L19)/2
 276 0041 75       		.byte	(.L21-.L19)/2
 277 0042 90       		.byte	(.L20-.L19)/2
 278 0043 AB       		.byte	(.L18-.L19)/2
 279              		.p2align 1
 280              	.L26:
 289:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       {
 290:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_1S1D1D:
 291:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_1S2S2S:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 11


 292:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_1S1S2S:
 293:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_1S1S1S:
 294:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         {
 295:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
 281              		.loc 1 295 11 view .LVU70
 282              		.loc 1 295 41 is_stmt 0 view .LVU71
 283 0044 0123     		movs	r3, #1
 284 0046 0493     		str	r3, [sp, #16]
 296:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 285              		.loc 1 296 11 is_stmt 1 view .LVU72
 286              		.loc 1 296 42 is_stmt 0 view .LVU73
 287 0048 0023     		movs	r3, #0
 288 004a 0593     		str	r3, [sp, #20]
 297:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 289              		.loc 1 297 11 is_stmt 1 view .LVU74
 290              		.loc 1 297 44 is_stmt 0 view .LVU75
 291 004c 0693     		str	r3, [sp, #24]
 298:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
 292              		.loc 1 298 11 is_stmt 1 view .LVU76
 293              		.loc 1 298 37 is_stmt 0 view .LVU77
 294 004e 4FF48072 		mov	r2, #256
 295 0052 0892     		str	r2, [sp, #32]
 299:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 296              		.loc 1 299 11 is_stmt 1 view .LVU78
 297              		.loc 1 299 38 is_stmt 0 view .LVU79
 298 0054 4FF40052 		mov	r2, #8192
 299 0058 0992     		str	r2, [sp, #36]
 300:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
 300              		.loc 1 300 11 is_stmt 1 view .LVU80
 301              		.loc 1 300 40 is_stmt 0 view .LVU81
 302 005a 0A93     		str	r3, [sp, #40]
 301:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataMode = HAL_XSPI_DATA_1_LINE;
 303              		.loc 1 301 11 is_stmt 1 view .LVU82
 304              		.loc 1 301 34 is_stmt 0 view .LVU83
 305 005c 4FF08072 		mov	r2, #16777216
 306 0060 0F92     		str	r2, [sp, #60]
 302:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
 307              		.loc 1 302 11 is_stmt 1 view .LVU84
 308              		.loc 1 302 37 is_stmt 0 view .LVU85
 309 0062 1193     		str	r3, [sp, #68]
 303:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DummyCycles = 8;
 310              		.loc 1 303 11 is_stmt 1 view .LVU86
 311              		.loc 1 303 37 is_stmt 0 view .LVU87
 312 0064 0822     		movs	r2, #8
 313 0066 1292     		str	r2, [sp, #72]
 304:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 314              		.loc 1 304 11 is_stmt 1 view .LVU88
 315              		.loc 1 304 33 is_stmt 0 view .LVU89
 316 0068 1393     		str	r3, [sp, #76]
 305:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           break;
 317              		.loc 1 305 11 is_stmt 1 view .LVU90
 318 006a AFE0     		b	.L12
 319              	.L25:
 306:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         }
 307:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 308:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_4S4D4D:
 309:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_4S4S4S:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 12


 310:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         {
 311:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
 320              		.loc 1 311 11 view .LVU91
 321              		.loc 1 311 41 is_stmt 0 view .LVU92
 322 006c 0323     		movs	r3, #3
 323 006e 0493     		str	r3, [sp, #16]
 312:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 324              		.loc 1 312 11 is_stmt 1 view .LVU93
 325              		.loc 1 312 42 is_stmt 0 view .LVU94
 326 0070 0023     		movs	r3, #0
 327 0072 0593     		str	r3, [sp, #20]
 313:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 328              		.loc 1 313 11 is_stmt 1 view .LVU95
 329              		.loc 1 313 44 is_stmt 0 view .LVU96
 330 0074 0693     		str	r3, [sp, #24]
 314:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
 331              		.loc 1 314 11 is_stmt 1 view .LVU97
 332              		.loc 1 314 37 is_stmt 0 view .LVU98
 333 0076 4FF44072 		mov	r2, #768
 334 007a 0892     		str	r2, [sp, #32]
 315:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
 335              		.loc 1 315 11 is_stmt 1 view .LVU99
 336              		.loc 1 315 40 is_stmt 0 view .LVU100
 337 007c 0A93     		str	r3, [sp, #40]
 316:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 338              		.loc 1 316 11 is_stmt 1 view .LVU101
 339              		.loc 1 316 38 is_stmt 0 view .LVU102
 340 007e 4FF40052 		mov	r2, #8192
 341 0082 0992     		str	r2, [sp, #36]
 317:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
 342              		.loc 1 317 11 is_stmt 1 view .LVU103
 343              		.loc 1 317 34 is_stmt 0 view .LVU104
 344 0084 4FF04072 		mov	r2, #50331648
 345 0088 0F92     		str	r2, [sp, #60]
 318:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
 346              		.loc 1 318 11 is_stmt 1 view .LVU105
 347              		.loc 1 318 37 is_stmt 0 view .LVU106
 348 008a 1193     		str	r3, [sp, #68]
 319:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DummyCycles = 6;
 349              		.loc 1 319 11 is_stmt 1 view .LVU107
 350              		.loc 1 319 37 is_stmt 0 view .LVU108
 351 008c 0622     		movs	r2, #6
 352 008e 1292     		str	r2, [sp, #72]
 320:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 353              		.loc 1 320 11 is_stmt 1 view .LVU109
 354              		.loc 1 320 33 is_stmt 0 view .LVU110
 355 0090 1393     		str	r3, [sp, #76]
 321:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           break;
 356              		.loc 1 321 11 is_stmt 1 view .LVU111
 357 0092 9BE0     		b	.L12
 358              	.L24:
 322:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         }
 323:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_4D4D4D:
 324:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         {
 325:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
 359              		.loc 1 325 11 view .LVU112
 360              		.loc 1 325 41 is_stmt 0 view .LVU113
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 13


 361 0094 0323     		movs	r3, #3
 362 0096 0493     		str	r3, [sp, #16]
 326:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 363              		.loc 1 326 11 is_stmt 1 view .LVU114
 364              		.loc 1 326 42 is_stmt 0 view .LVU115
 365 0098 0023     		movs	r3, #0
 366 009a 0593     		str	r3, [sp, #20]
 327:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
 367              		.loc 1 327 11 is_stmt 1 view .LVU116
 368              		.loc 1 327 44 is_stmt 0 view .LVU117
 369 009c 0822     		movs	r2, #8
 370 009e 0692     		str	r2, [sp, #24]
 328:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
 371              		.loc 1 328 11 is_stmt 1 view .LVU118
 372              		.loc 1 328 37 is_stmt 0 view .LVU119
 373 00a0 4FF44072 		mov	r2, #768
 374 00a4 0892     		str	r2, [sp, #32]
 329:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 375              		.loc 1 329 11 is_stmt 1 view .LVU120
 376              		.loc 1 329 38 is_stmt 0 view .LVU121
 377 00a6 4FF40052 		mov	r2, #8192
 378 00aa 0992     		str	r2, [sp, #36]
 330:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 379              		.loc 1 330 11 is_stmt 1 view .LVU122
 380              		.loc 1 330 40 is_stmt 0 view .LVU123
 381 00ac 4FF40062 		mov	r2, #2048
 382 00b0 0A92     		str	r2, [sp, #40]
 331:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
 383              		.loc 1 331 11 is_stmt 1 view .LVU124
 384              		.loc 1 331 34 is_stmt 0 view .LVU125
 385 00b2 4FF04072 		mov	r2, #50331648
 386 00b6 0F92     		str	r2, [sp, #60]
 332:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
 387              		.loc 1 332 11 is_stmt 1 view .LVU126
 388              		.loc 1 332 37 is_stmt 0 view .LVU127
 389 00b8 4FF00062 		mov	r2, #134217728
 390 00bc 1192     		str	r2, [sp, #68]
 333:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DummyCycles = 6;
 391              		.loc 1 333 11 is_stmt 1 view .LVU128
 392              		.loc 1 333 37 is_stmt 0 view .LVU129
 393 00be 0622     		movs	r2, #6
 394 00c0 1292     		str	r2, [sp, #72]
 334:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 395              		.loc 1 334 11 is_stmt 1 view .LVU130
 396              		.loc 1 334 33 is_stmt 0 view .LVU131
 397 00c2 1393     		str	r3, [sp, #76]
 335:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           break;
 398              		.loc 1 335 11 is_stmt 1 view .LVU132
 399 00c4 82E0     		b	.L12
 400              	.L23:
 336:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         }
 337:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_1S8S8S:
 338:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         {
 339:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
 401              		.loc 1 339 11 view .LVU133
 402              		.loc 1 339 41 is_stmt 0 view .LVU134
 403 00c6 0123     		movs	r3, #1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 14


 404 00c8 0493     		str	r3, [sp, #16]
 340:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 405              		.loc 1 340 11 is_stmt 1 view .LVU135
 406              		.loc 1 340 42 is_stmt 0 view .LVU136
 407 00ca 0023     		movs	r3, #0
 408 00cc 0593     		str	r3, [sp, #20]
 341:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 409              		.loc 1 341 11 is_stmt 1 view .LVU137
 410              		.loc 1 341 44 is_stmt 0 view .LVU138
 411 00ce 0693     		str	r3, [sp, #24]
 342:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
 412              		.loc 1 342 11 is_stmt 1 view .LVU139
 413              		.loc 1 342 37 is_stmt 0 view .LVU140
 414 00d0 4FF48062 		mov	r2, #1024
 415 00d4 0892     		str	r2, [sp, #32]
 343:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 416              		.loc 1 343 11 is_stmt 1 view .LVU141
 417              		.loc 1 343 38 is_stmt 0 view .LVU142
 418 00d6 4FF44052 		mov	r2, #12288
 419 00da 0992     		str	r2, [sp, #36]
 344:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
 420              		.loc 1 344 11 is_stmt 1 view .LVU143
 421              		.loc 1 344 40 is_stmt 0 view .LVU144
 422 00dc 0A93     		str	r3, [sp, #40]
 345:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
 423              		.loc 1 345 11 is_stmt 1 view .LVU145
 424              		.loc 1 345 34 is_stmt 0 view .LVU146
 425 00de 4FF08062 		mov	r2, #67108864
 426 00e2 0F92     		str	r2, [sp, #60]
 346:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
 427              		.loc 1 346 11 is_stmt 1 view .LVU147
 428              		.loc 1 346 37 is_stmt 0 view .LVU148
 429 00e4 1193     		str	r3, [sp, #68]
 347:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DummyCycles = 8;
 430              		.loc 1 347 11 is_stmt 1 view .LVU149
 431              		.loc 1 347 37 is_stmt 0 view .LVU150
 432 00e6 0822     		movs	r2, #8
 433 00e8 1292     		str	r2, [sp, #72]
 348:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 434              		.loc 1 348 11 is_stmt 1 view .LVU151
 435              		.loc 1 348 33 is_stmt 0 view .LVU152
 436 00ea 1393     		str	r3, [sp, #76]
 349:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           break;
 437              		.loc 1 349 11 is_stmt 1 view .LVU153
 438 00ec 6EE0     		b	.L12
 439              	.L22:
 350:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         }
 351:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_8S8D8D:
 352:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         {
 353:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
 440              		.loc 1 353 11 view .LVU154
 441              		.loc 1 353 41 is_stmt 0 view .LVU155
 442 00ee 0423     		movs	r3, #4
 443 00f0 0493     		str	r3, [sp, #16]
 354:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 444              		.loc 1 354 11 is_stmt 1 view .LVU156
 445              		.loc 1 354 42 is_stmt 0 view .LVU157
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 15


 446 00f2 0023     		movs	r3, #0
 447 00f4 0593     		str	r3, [sp, #20]
 355:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 448              		.loc 1 355 11 is_stmt 1 view .LVU158
 449              		.loc 1 355 44 is_stmt 0 view .LVU159
 450 00f6 0693     		str	r3, [sp, #24]
 356:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
 451              		.loc 1 356 11 is_stmt 1 view .LVU160
 452              		.loc 1 356 37 is_stmt 0 view .LVU161
 453 00f8 4FF48063 		mov	r3, #1024
 454 00fc 0893     		str	r3, [sp, #32]
 357:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 455              		.loc 1 357 11 is_stmt 1 view .LVU162
 456              		.loc 1 357 38 is_stmt 0 view .LVU163
 457 00fe 4FF44053 		mov	r3, #12288
 458 0102 0993     		str	r3, [sp, #36]
 358:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 459              		.loc 1 358 11 is_stmt 1 view .LVU164
 460              		.loc 1 358 40 is_stmt 0 view .LVU165
 461 0104 4FF40063 		mov	r3, #2048
 462 0108 0A93     		str	r3, [sp, #40]
 359:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
 463              		.loc 1 359 11 is_stmt 1 view .LVU166
 464              		.loc 1 359 34 is_stmt 0 view .LVU167
 465 010a 4FF08063 		mov	r3, #67108864
 466 010e 0F93     		str	r3, [sp, #60]
 360:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
 467              		.loc 1 360 11 is_stmt 1 view .LVU168
 468              		.loc 1 360 37 is_stmt 0 view .LVU169
 469 0110 4FF00063 		mov	r3, #134217728
 470 0114 1193     		str	r3, [sp, #68]
 361:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DummyCycles = 8;
 471              		.loc 1 361 11 is_stmt 1 view .LVU170
 472              		.loc 1 361 37 is_stmt 0 view .LVU171
 473 0116 0823     		movs	r3, #8
 474 0118 1293     		str	r3, [sp, #72]
 362:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
 475              		.loc 1 362 11 is_stmt 1 view .LVU172
 476              		.loc 1 362 33 is_stmt 0 view .LVU173
 477 011a 4FF00053 		mov	r3, #536870912
 478 011e 1393     		str	r3, [sp, #76]
 363:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           break;
 479              		.loc 1 363 11 is_stmt 1 view .LVU174
 480 0120 54E0     		b	.L12
 481              	.L21:
 364:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         }
 365:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 366:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_8D8D8D:
 367:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         {
 368:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
 482              		.loc 1 368 11 view .LVU175
 483              		.loc 1 368 41 is_stmt 0 view .LVU176
 484 0122 0423     		movs	r3, #4
 485 0124 0493     		str	r3, [sp, #16]
 369:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_16_BITS;
 486              		.loc 1 369 11 is_stmt 1 view .LVU177
 487              		.loc 1 369 42 is_stmt 0 view .LVU178
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 16


 488 0126 1023     		movs	r3, #16
 489 0128 0593     		str	r3, [sp, #20]
 370:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
 490              		.loc 1 370 11 is_stmt 1 view .LVU179
 491              		.loc 1 370 44 is_stmt 0 view .LVU180
 492 012a 0823     		movs	r3, #8
 493 012c 0693     		str	r3, [sp, #24]
 371:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
 494              		.loc 1 371 11 is_stmt 1 view .LVU181
 495              		.loc 1 371 37 is_stmt 0 view .LVU182
 496 012e 4FF48063 		mov	r3, #1024
 497 0132 0893     		str	r3, [sp, #32]
 372:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 498              		.loc 1 372 11 is_stmt 1 view .LVU183
 499              		.loc 1 372 38 is_stmt 0 view .LVU184
 500 0134 4FF44053 		mov	r3, #12288
 501 0138 0993     		str	r3, [sp, #36]
 373:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 502              		.loc 1 373 11 is_stmt 1 view .LVU185
 503              		.loc 1 373 40 is_stmt 0 view .LVU186
 504 013a 4FF40063 		mov	r3, #2048
 505 013e 0A93     		str	r3, [sp, #40]
 374:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
 506              		.loc 1 374 11 is_stmt 1 view .LVU187
 507              		.loc 1 374 34 is_stmt 0 view .LVU188
 508 0140 4FF08063 		mov	r3, #67108864
 509 0144 0F93     		str	r3, [sp, #60]
 375:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
 510              		.loc 1 375 11 is_stmt 1 view .LVU189
 511              		.loc 1 375 37 is_stmt 0 view .LVU190
 512 0146 4FF00063 		mov	r3, #134217728
 513 014a 1193     		str	r3, [sp, #68]
 376:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DummyCycles = 20;
 514              		.loc 1 376 11 is_stmt 1 view .LVU191
 515              		.loc 1 376 37 is_stmt 0 view .LVU192
 516 014c 1423     		movs	r3, #20
 517 014e 1293     		str	r3, [sp, #72]
 377:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
 518              		.loc 1 377 11 is_stmt 1 view .LVU193
 519              		.loc 1 377 33 is_stmt 0 view .LVU194
 520 0150 4FF00053 		mov	r3, #536870912
 521 0154 1393     		str	r3, [sp, #76]
 378:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           break;
 522              		.loc 1 378 11 is_stmt 1 view .LVU195
 523 0156 39E0     		b	.L12
 524              	.L20:
 379:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         }
 380:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_RAM8:
 381:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         {
 382:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
 525              		.loc 1 382 11 view .LVU196
 526              		.loc 1 382 44 is_stmt 0 view .LVU197
 527 0158 0423     		movs	r3, #4
 528 015a 0493     		str	r3, [sp, #16]
 383:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 529              		.loc 1 383 11 is_stmt 1 view .LVU198
 530              		.loc 1 383 44 is_stmt 0 view .LVU199
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 17


 531 015c 0023     		movs	r3, #0
 532 015e 0593     		str	r3, [sp, #20]
 384:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 533              		.loc 1 384 11 is_stmt 1 view .LVU200
 534              		.loc 1 384 44 is_stmt 0 view .LVU201
 535 0160 0693     		str	r3, [sp, #24]
 385:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
 536              		.loc 1 385 11 is_stmt 1 view .LVU202
 537              		.loc 1 385 44 is_stmt 0 view .LVU203
 538 0162 4FF48062 		mov	r2, #1024
 539 0166 0892     		str	r2, [sp, #32]
 386:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
 540              		.loc 1 386 11 is_stmt 1 view .LVU204
 541              		.loc 1 386 44 is_stmt 0 view .LVU205
 542 0168 4FF44052 		mov	r2, #12288
 543 016c 0992     		str	r2, [sp, #36]
 387:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
 544              		.loc 1 387 11 is_stmt 1 view .LVU206
 545              		.loc 1 387 44 is_stmt 0 view .LVU207
 546 016e 4FF40062 		mov	r2, #2048
 547 0172 0A92     		str	r2, [sp, #40]
 388:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 548              		.loc 1 388 11 is_stmt 1 view .LVU208
 549              		.loc 1 388 44 is_stmt 0 view .LVU209
 550 0174 0C93     		str	r3, [sp, #48]
 389:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataMode           = HAL_XSPI_DATA_8_LINES;
 551              		.loc 1 389 11 is_stmt 1 view .LVU210
 552              		.loc 1 389 44 is_stmt 0 view .LVU211
 553 0176 4FF08063 		mov	r3, #67108864
 554 017a 0F93     		str	r3, [sp, #60]
 390:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
 555              		.loc 1 390 11 is_stmt 1 view .LVU212
 556              		.loc 1 390 44 is_stmt 0 view .LVU213
 557 017c 4FF00063 		mov	r3, #134217728
 558 0180 1193     		str	r3, [sp, #68]
 391:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DummyCycles        = 10;
 559              		.loc 1 391 11 is_stmt 1 view .LVU214
 560              		.loc 1 391 44 is_stmt 0 view .LVU215
 561 0182 0A23     		movs	r3, #10
 562 0184 1293     		str	r3, [sp, #72]
 392:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
 563              		.loc 1 392 11 is_stmt 1 view .LVU216
 564              		.loc 1 392 44 is_stmt 0 view .LVU217
 565 0186 4FF00053 		mov	r3, #536870912
 566 018a 1393     		str	r3, [sp, #76]
 393:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           break;
 567              		.loc 1 393 11 is_stmt 1 view .LVU218
 568 018c 1EE0     		b	.L12
 569              	.L18:
 394:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         }
 395:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined(HAL_XSPI_DATA_16_LINES)
 396:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         case PHY_LINK_RAM16 :
 397:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         {
 398:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
 570              		.loc 1 398 11 view .LVU219
 571              		.loc 1 398 44 is_stmt 0 view .LVU220
 572 018e 0423     		movs	r3, #4
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 18


 573 0190 0493     		str	r3, [sp, #16]
 399:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 574              		.loc 1 399 11 is_stmt 1 view .LVU221
 575              		.loc 1 399 44 is_stmt 0 view .LVU222
 576 0192 0023     		movs	r3, #0
 577 0194 0593     		str	r3, [sp, #20]
 400:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 578              		.loc 1 400 11 is_stmt 1 view .LVU223
 579              		.loc 1 400 44 is_stmt 0 view .LVU224
 580 0196 0693     		str	r3, [sp, #24]
 401:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
 581              		.loc 1 401 11 is_stmt 1 view .LVU225
 582              		.loc 1 401 44 is_stmt 0 view .LVU226
 583 0198 4FF48062 		mov	r2, #1024
 584 019c 0892     		str	r2, [sp, #32]
 402:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
 585              		.loc 1 402 11 is_stmt 1 view .LVU227
 586              		.loc 1 402 44 is_stmt 0 view .LVU228
 587 019e 4FF44052 		mov	r2, #12288
 588 01a2 0992     		str	r2, [sp, #36]
 403:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
 589              		.loc 1 403 11 is_stmt 1 view .LVU229
 590              		.loc 1 403 44 is_stmt 0 view .LVU230
 591 01a4 4FF40062 		mov	r2, #2048
 592 01a8 0A92     		str	r2, [sp, #40]
 404:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 593              		.loc 1 404 11 is_stmt 1 view .LVU231
 594              		.loc 1 404 44 is_stmt 0 view .LVU232
 595 01aa 0C93     		str	r3, [sp, #48]
 405:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataMode           = HAL_XSPI_DATA_16_LINES;
 596              		.loc 1 405 11 is_stmt 1 view .LVU233
 597              		.loc 1 405 44 is_stmt 0 view .LVU234
 598 01ac 4FF0A063 		mov	r3, #83886080
 599 01b0 0F93     		str	r3, [sp, #60]
 406:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
 600              		.loc 1 406 11 is_stmt 1 view .LVU235
 601              		.loc 1 406 44 is_stmt 0 view .LVU236
 602 01b2 4FF00063 		mov	r3, #134217728
 603 01b6 1193     		str	r3, [sp, #68]
 407:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DummyCycles        = 10;
 604              		.loc 1 407 11 is_stmt 1 view .LVU237
 605              		.loc 1 407 44 is_stmt 0 view .LVU238
 606 01b8 0A23     		movs	r3, #10
 607 01ba 1293     		str	r3, [sp, #72]
 408:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
 608              		.loc 1 408 11 is_stmt 1 view .LVU239
 609              		.loc 1 408 44 is_stmt 0 view .LVU240
 610 01bc 4FF00053 		mov	r3, #536870912
 611 01c0 1393     		str	r3, [sp, #76]
 409:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           break;
 612              		.loc 1 409 11 is_stmt 1 view .LVU241
 613 01c2 03E0     		b	.L12
 614              	.L15:
 410:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         }
 411:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* HAL_XSPI_DATA_16_LINES */
 412:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         default:
 413:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           retr = HAL_ERROR;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 19


 414:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****           break;
 415:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
 416:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_END();
 417:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 418:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 419:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     case PARAM_ADDRESS_4BYTES:
 420:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 421:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_BEGIN();
 615              		.loc 1 421 26 view .LVU242
 422:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_DATA("::PARAM_ADDRESS_4BYTES");
 616              		.loc 1 422 49 view .LVU243
 423:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_END();
 617              		.loc 1 423 24 view .LVU244
 424:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 618              		.loc 1 424 7 view .LVU245
 619              		.loc 1 424 34 is_stmt 0 view .LVU246
 620 01c4 4FF44053 		mov	r3, #12288
 621 01c8 0993     		str	r3, [sp, #36]
 425:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 622              		.loc 1 425 7 is_stmt 1 view .LVU247
 277:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_commandbase = SalXspi->Commandbase;
 623              		.loc 1 277 21 is_stmt 0 view .LVU248
 624 01ca 0024     		movs	r4, #0
 625              	.LVL20:
 626              	.L12:
 426:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 427:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     case PARAM_FLASHSIZE:
 428:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 429:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       uint8_t valParam = *((uint8_t *)ParamVal);
 430:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_BEGIN();
 431:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_DATA("::PARAM_FLASHSIZE::");
 432:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_INT(valParam);
 433:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_END();
 434:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_DEVSIZE, ((uint32_t)valParam) << XSPI_DC
 435:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 436:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 437:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     case PARAM_DUMMY_CYCLES:
 438:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 439:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       uint8_t valParam = *((uint8_t *)ParamVal);
 440:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_BEGIN();
 441:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_DATA("::PARAM_DUMMY_CYCLES::");
 442:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_INT(valParam);
 443:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_END();
 444:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_commandbase.DummyCycles = valParam;
 445:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 446:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 447:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     default:
 448:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_BEGIN();
 449:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_DATA("::SAL_XSPI_MemoryConfig::ERROR");
 450:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_END();
 451:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       retr = HAL_ERROR;
 452:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 453:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 454:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   SalXspi->Commandbase = s_commandbase;
 627              		.loc 1 454 3 is_stmt 1 view .LVU249
 628              		.loc 1 454 24 is_stmt 0 view .LVU250
 629 01cc 4C22     		movs	r2, #76
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 20


 630 01ce 01A9     		add	r1, sp, #4
 631 01d0 301D     		adds	r0, r6, #4
 632 01d2 FFF7FEFF 		bl	memcpy
 633              	.LVL21:
 455:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 634              		.loc 1 455 3 is_stmt 1 view .LVU251
 456:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 635              		.loc 1 456 1 is_stmt 0 view .LVU252
 636 01d6 2046     		mov	r0, r4
 637 01d8 14B0     		add	sp, sp, #80
 638              	.LCFI7:
 639              		.cfi_remember_state
 640              		.cfi_def_cfa_offset 16
 641              		@ sp needed
 642 01da 70BD     		pop	{r4, r5, r6, pc}
 643              	.LVL22:
 644              	.L13:
 645              	.LCFI8:
 646              		.cfi_restore_state
 647              	.LBB4:
 429:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_BEGIN();
 648              		.loc 1 429 7 is_stmt 1 view .LVU253
 429:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_BEGIN();
 649              		.loc 1 429 15 is_stmt 0 view .LVU254
 650 01dc 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
 651              	.LVL23:
 430:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_DATA("::PARAM_FLASHSIZE::");
 652              		.loc 1 430 26 is_stmt 1 view .LVU255
 431:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_INT(valParam);
 653              		.loc 1 431 46 view .LVU256
 432:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_END();
 654              		.loc 1 432 32 view .LVU257
 433:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_DEVSIZE, ((uint32_t)valParam) << XSPI_DC
 655              		.loc 1 433 24 view .LVU258
 434:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 656              		.loc 1 434 7 view .LVU259
 657 01de 3368     		ldr	r3, [r6]
 658 01e0 1A68     		ldr	r2, [r3]
 659 01e2 9368     		ldr	r3, [r2, #8]
 660 01e4 23F4F813 		bic	r3, r3, #2031616
 661 01e8 43EA0143 		orr	r3, r3, r1, lsl #16
 662 01ec 9360     		str	r3, [r2, #8]
 435:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 663              		.loc 1 435 7 view .LVU260
 664              	.LBE4:
 277:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_commandbase = SalXspi->Commandbase;
 665              		.loc 1 277 21 is_stmt 0 view .LVU261
 666 01ee 0024     		movs	r4, #0
 667              	.LBB5:
 435:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 668              		.loc 1 435 7 view .LVU262
 669 01f0 ECE7     		b	.L12
 670              	.LVL24:
 671              	.L16:
 435:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 672              		.loc 1 435 7 view .LVU263
 673              	.LBE5:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 21


 674              	.LBB6:
 439:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_BEGIN();
 675              		.loc 1 439 7 is_stmt 1 view .LVU264
 439:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_BEGIN();
 676              		.loc 1 439 15 is_stmt 0 view .LVU265
 677 01f2 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 678              	.LVL25:
 440:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_DATA("::PARAM_DUMMY_CYCLES::");
 679              		.loc 1 440 26 is_stmt 1 view .LVU266
 441:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_INT(valParam);
 680              		.loc 1 441 49 view .LVU267
 442:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       DEBUG_PARAM_END();
 681              		.loc 1 442 32 view .LVU268
 443:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_commandbase.DummyCycles = valParam;
 682              		.loc 1 443 24 view .LVU269
 444:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 683              		.loc 1 444 7 view .LVU270
 444:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 684              		.loc 1 444 33 is_stmt 0 view .LVU271
 685 01f4 1293     		str	r3, [sp, #72]
 445:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 686              		.loc 1 445 7 is_stmt 1 view .LVU272
 687              	.LBE6:
 277:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_commandbase = SalXspi->Commandbase;
 688              		.loc 1 277 21 is_stmt 0 view .LVU273
 689 01f6 0024     		movs	r4, #0
 690              	.LBB7:
 445:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 691              		.loc 1 445 7 view .LVU274
 692 01f8 E8E7     		b	.L12
 693              	.LVL26:
 694              	.L27:
 445:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 695              		.loc 1 445 7 view .LVU275
 696              	.LBE7:
 280:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 697              		.loc 1 280 3 view .LVU276
 698 01fa 0124     		movs	r4, #1
 699 01fc E6E7     		b	.L12
 700              	.L28:
 288:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       {
 701              		.loc 1 288 7 view .LVU277
 702 01fe 0124     		movs	r4, #1
 703 0200 E4E7     		b	.L12
 704              		.cfi_endproc
 705              	.LFE864:
 707              		.section	.text.SAL_XSPI_DisableMapMode,"ax",%progbits
 708              		.align	1
 709              		.global	SAL_XSPI_DisableMapMode
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 714              	SAL_XSPI_DisableMapMode:
 715              	.LVL27:
 716              	.LFB876:
 457:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 458:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 22


 459:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function gets SFDP data
 460:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 461:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Address Address to read the data
 462:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Data Data pointer
 463:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DataSize Size of the data to read
 464:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 465:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 466:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_GetSFDP(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t Address, uint8_t *Data
 467:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 468:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 469:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 470:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 471:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the read ID command */
 472:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 473:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                              EXTMEM_READ_SFDP_COMMAND);
 474:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 475:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Address     = Address;
 476:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength  = DataSize;
 477:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = SalXspi->SFDPDummyCycle;
 478:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 479:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if ((s_command.AddressMode == HAL_XSPI_ADDRESS_1_LINE) || (s_command.AddressMode == HAL_XSPI_ADDR
 480:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 481:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 482:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 483:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 484:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 485:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 486:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DQSMode = HAL_XSPI_DQS_ENABLE;
 487:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 488:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else
 489:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 490:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DQSMode = HAL_XSPI_DQS_DISABLE;
 491:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 492:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 493:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the command */
 494:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 495:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 496:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 497:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     goto error;
 498:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 499:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 500:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Reception of the data */
 501:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 502:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 503:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** error:
 504:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 505:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 506:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
 507:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 508:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 509:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 510:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 511:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 512:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 513:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function reads the flash ID
 514:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 515:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Data Data pointer where read ID should be stored
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 23


 516:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DataSize Number of data to read
 517:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 518:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 519:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_GetId(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t *Data, uint32_t DataSize)
 520:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 521:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 522:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 523:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 524:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the Read ID command */
 525:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 526:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                              EXTMEM_READ_JEDEC_ID_SPI_COMMAND);
 527:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 528:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength  = DataSize;
 529:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 530:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
 531:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 532:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
 533:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles       = 0;
 534:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* This behavior is linked with micron memory to read ID in 1S8S8S */
 535:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DataMode = HAL_XSPI_DATA_1_LINE;
 536:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 537:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_4_LINES)
 538:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 539:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
 540:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles       = 0;
 541:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* This behavior is linked with ISSI memory to read ID in 4S4S4S */
 542:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DataMode          = HAL_XSPI_DATA_4_LINES;
 543:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 544:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_8_LINES)
 545:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 546:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.Address = 0;
 547:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 548:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Specific case for Macronix memories : RDID is not Data DTR  */
 549:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     if ((Data[0] == 0xC2) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
 550:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 551:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DummyCycles       = 4;
 552:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataDTRMode       = HAL_XSPI_DATA_DTR_DISABLE;
 553:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 554:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Specific case for GigaDevice memories : RDID has no address even in Octal mode  */
 555:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     else if ((Data[0] == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
 556:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 557:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DummyCycles       = 8;
 558:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
 559:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 560:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     else
 561:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 562:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DummyCycles = 8;
 563:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 564:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Required behavior to be confirmed on the other memories */
 565:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 566:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else
 567:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 568:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.Address = 0;
 569:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles = 8;
 570:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 571:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 572:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the command */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 24


 573:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 574:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 575:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 576:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     goto error;
 577:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 578:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 579:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Reception of the data */
 580:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 581:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 582:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** error:
 583:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 584:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 585:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
 586:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 587:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 588:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 589:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 590:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 591:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 592:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function reads data from the flash
 593:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 594:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Command Command to execute
 595:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Address Address to read the data
 596:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Data Data pointer
 597:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DataSize Size of the data to read
 598:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 599:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 600:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_Read(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address,
 601:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                 uint32_t DataSize)
 602:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 603:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 604:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 605:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 606:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the read ID command */
 607:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 608:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 609:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Address           = Address;
 610:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength        = DataSize;
 611:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 612:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* DTR management for single/dual/quad */
 613:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   switch (SalXspi->PhyLink)
 614:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 615:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     case PHY_LINK_4S4D4D :
 616:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 617:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_ENABLE;
 618:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DummyCycles    = SalXspi->DTRDummyCycle;
 619:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 620:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 621:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     case PHY_LINK_1S2S2S :
 622:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.AddressMode    = HAL_XSPI_ADDRESS_2_LINES;
 623:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataMode       = HAL_XSPI_DATA_2_LINES;
 624:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 625:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 626:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     case PHY_LINK_1S1S2S :
 627:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataMode       = HAL_XSPI_DATA_2_LINES;
 628:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 629:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 25


 630:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     default :
 631:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       /* Keep default parameters */
 632:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 633:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 634:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 635:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the command */
 636:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 637:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 638:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 639:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     goto error;
 640:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 641:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 642:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Read data */
 643:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = XSPI_Receive(SalXspi, Data);
 644:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 645:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** error:
 646:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 647:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 648:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
 649:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 650:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 651:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 652:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 653:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 654:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 655:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function writes data at an Address
 656:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 657:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Command Command to execute
 658:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Address Address to write the data
 659:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Data Data pointer
 660:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DataSize Size of the data to write
 661:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 662:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 663:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_Write(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address
 664:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                  const uint8_t *Data, uint32_t DataSize)
 665:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 666:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 667:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 668:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 669:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the read ID command */
 670:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 671:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 672:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Address           = Address;
 673:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength        = DataSize;
 674:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles       = 0u;
 675:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
 676:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 677:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the command */
 678:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 679:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (HAL_OK != retr)
 680:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 681:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     goto error;
 682:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 683:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 684:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Transmit data */
 685:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = XSPI_Transmit(SalXspi, Data);
 686:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 26


 687:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** error:
 688:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 689:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 690:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
 691:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 692:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 693:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 694:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 695:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 696:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 697:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function sends a command and an address
 698:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 699:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Command Command to execute
 700:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Address Address to write the data
 701:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 702:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 703:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_CommandSendAddress(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
 704:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                               uint32_t Address)
 705:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 706:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 707:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 708:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 709:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the writing of status register */
 710:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 711:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 712:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
 713:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 714:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
 715:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 716:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 717:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Address           = Address;
 718:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles       = 0U;
 719:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataMode          = HAL_XSPI_DATA_NONE;
 720:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
 721:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 722:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Send the command */
 723:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 724:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 725:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 726:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
 727:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 728:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 729:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 730:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 731:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 732:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 733:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function sends a command + data
 734:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 735:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Command Command to execute
 736:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Data Data pointer
 737:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DataSize Size of the data to write
 738:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 739:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 740:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_CommandSendData(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
 741:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                            uint8_t *Data, uint16_t DataSize)
 742:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 743:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 27


 744:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 745:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 746:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the writing of status register */
 747:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 748:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 749:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 750:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles        = 0U;
 751:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 752:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 753:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 754:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (DataSize == 0u)
 755:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 756:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DataMode         = HAL_XSPI_DATA_NONE;
 757:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 758:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 759:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Send the command */
 760:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 761:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 762:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if ((retr == HAL_OK) && (DataSize != 0u))
 763:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 764:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 765:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 766:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 767:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 768:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 769:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
 770:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 771:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 772:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 773:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 774:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 775:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 776:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function sends a command to read the data
 777:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 778:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Command Command to execute
 779:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Data Data pointer
 780:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DataSize Size of the data to receive
 781:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 782:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 783:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_SendReadCommand(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
 784:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                            uint8_t *Data, uint16_t DataSize)
 785:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 786:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 787:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 788:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 789:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the reading of status register */
 790:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 791:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 792:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 793:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles        = 0u;
 794:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 795:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 796:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 797:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (DataSize == 0u)
 798:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 799:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DataMode         = HAL_XSPI_DATA_NONE;
 800:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 28


 801:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 802:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Send the command */
 803:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 804:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 805:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if ((retr == HAL_OK) && (DataSize != 0u))
 806:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 807:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Receive data */
 808:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 809:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 810:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 811:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 812:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 813:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
 814:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 815:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 816:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 817:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 818:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 819:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 820:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function sends a command with address and read the data
 821:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 822:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Command Command to execute
 823:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Address Address value
 824:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Data Data pointer
 825:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DataSize Size of the data to read
 826:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param ManuId Manufacturer Identifier
 827:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 828:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 829:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_CommandSendReadAddress(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
 830:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                                   uint32_t Address, uint8_t *Data, uint16_t DataSiz
 831:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                                   uint8_t ManuId)
 832:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 833:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 834:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 835:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 836:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the reading of status register */
 837:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 838:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 839:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Address            = Address;
 840:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles        = SalXspi->SFDPDummyCycle;
 841:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 842:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
 843:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if ((ManuId == EXTMEM_MANUFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABL
 844:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 845:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
 846:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 847:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Specific case for GigaDevice memories : Read Configuration Register are not Data DTR  */
 848:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else if ((ManuId == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
 849:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 850:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
 851:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
 852:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 853:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else
 854:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 855:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
 856:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 857:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 29


 858:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Send the command */
 859:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 860:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 861:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr == HAL_OK)
 862:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 863:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Retrieve data */
 864:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 865:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 866:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 867:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 868:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 869:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
 870:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 871:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 872:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 873:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 874:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 875:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 876:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function controls the status register
 877:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 878:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Command Command to execute
 879:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Address Specify the address
 880:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param MatchValue  Expected value
 881:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param MatchMask   Mask used to control the expected value
 882:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param ManuId Manufacturer Identifier
 883:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Timeout Timeout parameter
 884:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 885:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 886:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_CheckStatusRegister(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, ui
 887:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                                uint8_t MatchValue, uint8_t MatchMask, uint8_t ManuI
 888:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                                uint32_t Timeout)
 889:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 890:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 891:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_AutoPollingTypeDef  s_config =
 892:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 893:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .MatchValue    = MatchValue,
 894:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .MatchMask     = MatchMask,
 895:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .MatchMode     = HAL_XSPI_MATCH_MODE_AND,
 896:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE,
 897:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     .IntervalTime  = 0x10
 898:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   };
 899:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 900:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 901:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the reading of status register */
 902:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 903:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 904:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength     = 1u;
 905:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode        = HAL_XSPI_DQS_DISABLE;
 906:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 907:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
 908:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 909:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Specific behavior for Cypress to force 1 line on status read */
 910:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DataMode    = HAL_XSPI_DATA_1_LINE;
 911:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressMode = HAL_XSPI_DATA_NONE;
 912:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles = 0u;
 913:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 914:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 30


 915:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Address is used only in 8 LINES format */
 916:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (s_command.DataMode == HAL_XSPI_DATA_8_LINES)
 917:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 918:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
 919:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     if ((ManuId == EXTMEM_MANUFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENA
 920:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 921:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DQSMode        = HAL_XSPI_DQS_ENABLE;
 922:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_DISABLE;
 923:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 924:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressMode    = HAL_XSPI_ADDRESS_8_LINES;
 925:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
 926:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.Address        = Address;
 927:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 928:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 929:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Send the command */
 930:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 931:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr == HAL_OK)
 932:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 933:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = HAL_XSPI_AutoPolling(SalXspi->hxspi, &s_config, Timeout);
 934:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_AUTOPOLLING(SalXspi->hxspi->Instance->DR, s_config.MatchValue, s_config.MatchMask)
 935:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 936:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 937:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 938:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 939:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
 940:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 941:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 942:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 943:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 944:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 945:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 946:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function enables the memory mapped mode
 947:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 948:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param WrapCommand Wrap command to execute in case of write operation
 949:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param WrapDummy Number of dummy cycle for the read operation
 950:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 951:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 952:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_ConfigureWrappMode(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t WrapCommand,
 953:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 954:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 955:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 956:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 957:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the read ID command */
 958:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.OperationType = HAL_XSPI_OPTYPE_WRAP_CFG;
 959:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 960:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = WrapDummy;
 961:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the read command */
 962:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 963:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 964:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 965:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     goto error;
 966:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 967:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 968:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** error:
 969:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 970:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 971:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 31


 972:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
 973:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 974:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 975:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 976:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 977:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
 978:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function enables the memory mapped mode
 979:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
 980:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param CommandRead command to execute in case of read operation
 981:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DummyRead number of dummy cycle for the read operation
 982:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param CommandWrite command to execute in case of write operation
 983:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DummyWrite number of dummy cycle for the read operation
 984:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
 985:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
 986:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_EnableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t CommandRead, uint
 987:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                          uint8_t CommandWrite, uint8_t DummyWrite)
 988:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 989:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 990:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 991:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 992:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 993:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the read ID command */
 994:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.OperationType = HAL_XSPI_OPTYPE_READ_CFG;
 995:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 996:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = DummyRead;
 997:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the read command */
 998:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 999:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
1000:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1001:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     goto error;
1002:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1003:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1004:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Initialize the read ID command */
1005:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.OperationType     = HAL_XSPI_OPTYPE_WRITE_CFG;
1006:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
1007:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = DummyWrite;
1008:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the read command */
1009:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
1010:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
1011:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1012:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     goto error;
1013:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1014:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1015:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Activation of memory-mapped mode */
1016:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   sMemMappedCfg.TimeOutActivation  = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
1017:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   sMemMappedCfg.TimeoutPeriodClock = 0x50;
1018:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_MemoryMapped(SalXspi->hxspi, &sMemMappedCfg);
1019:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1020:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** error:
1021:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
1022:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1023:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Abort any ongoing transaction for the next action */
1024:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     (void)HAL_XSPI_Abort(SalXspi->hxspi);
1025:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1026:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
1027:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
1028:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 32


1029:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
1030:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function disables the memory mapped mode
1031:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
1032:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
1033:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
1034:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_DisableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi)
1035:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 717              		.loc 1 1035 1 is_stmt 1 view -0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721              		.loc 1 1035 1 is_stmt 0 view .LVU279
 722 0000 08B5     		push	{r3, lr}
 723              	.LCFI9:
 724              		.cfi_def_cfa_offset 8
 725              		.cfi_offset 3, -8
 726              		.cfi_offset 14, -4
1036:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   __DSB();
 727              		.loc 1 1036 3 is_stmt 1 view .LVU280
 728              	.LBB8:
 729              	.LBI8:
 730              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V6.0.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. July 2024
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC system_header   /* treat file as system include file */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #include <arm_acle.h>
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 33


  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   CMSIS_DEPRECATED
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define CMSIS_DEPRECATED                       __attribute__((deprecated))
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 34


  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __NO_INIT
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".noinit")))
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ALIAS
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()         __ASM volatile ("nop")
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()         __ASM volatile ("wfi":::"memory")
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 35


 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()         __ASM volatile ("wfe":::"memory")
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()         __ASM volatile ("sev")
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 731              		.loc 2 184 27 view .LVU281
 732              	.LBB9:
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 733              		.loc 2 186 3 view .LVU282
 734              		.syntax unified
 735              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 736 0002 BFF34F8F 		dsb 0xF
 737              	@ 0 "" 2
 738              		.thumb
 739              		.syntax unified
 740              	.LBE9:
 741              	.LBE8:
1037:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return HAL_XSPI_Abort(SalXspi->hxspi);
 742              		.loc 1 1037 3 view .LVU283
 743              		.loc 1 1037 10 is_stmt 0 view .LVU284
 744 0006 0068     		ldr	r0, [r0]
 745              	.LVL28:
 746              		.loc 1 1037 10 view .LVU285
 747 0008 FFF7FEFF 		bl	HAL_XSPI_Abort
 748              	.LVL29:
1038:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 36


 749              		.loc 1 1038 1 view .LVU286
 750 000c 08BD     		pop	{r3, pc}
 751              		.cfi_endproc
 752              	.LFE876:
 754              		.section	.text.SAL_XSPI_UpdateMemoryType,"ax",%progbits
 755              		.align	1
 756              		.global	SAL_XSPI_UpdateMemoryType
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 761              	SAL_XSPI_UpdateMemoryType:
 762              	.LVL30:
 763              	.LFB877:
1039:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1040:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
1041:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function updates the memory according the SFDP signature value
1042:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI handle
1043:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param DataOrder Selected data order
1044:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return @ref HAL_StatusTypeDef
1045:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   **/
1046:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_UpdateMemoryType(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_DataOrderType
1047:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 764              		.loc 1 1047 1 is_stmt 1 view -0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 0
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		@ link register save eliminated.
1048:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr = HAL_OK;
 769              		.loc 1 1048 3 view .LVU288
1049:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1050:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Read the memory type value */
1051:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   uint32_t memorytype = READ_REG(SalXspi->hxspi->Instance->DCR1) & XSPI_DCR1_MTYP;
 770              		.loc 1 1051 3 view .LVU289
 771              		.loc 1 1051 25 is_stmt 0 view .LVU290
 772 0000 0368     		ldr	r3, [r0]
 773 0002 1A68     		ldr	r2, [r3]
 774 0004 9368     		ldr	r3, [r2, #8]
 775              		.loc 1 1051 12 view .LVU291
 776 0006 03F0E063 		and	r3, r3, #117440512
 777              	.LVL31:
1052:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1053:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   switch (DataOrder)
 778              		.loc 1 1053 3 is_stmt 1 view .LVU292
 779 000a 0846     		mov	r0, r1
 780              	.LVL32:
 781              		.loc 1 1053 3 is_stmt 0 view .LVU293
 782 000c 79B9     		cbnz	r1, .L35
1054:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1055:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     case SAL_XSPI_ORDERINVERTED :
1056:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       if (memorytype == HAL_XSPI_MEMTYPE_MICRON)
 783              		.loc 1 1056 7 is_stmt 1 view .LVU294
 784              		.loc 1 1056 10 is_stmt 0 view .LVU295
 785 000e 33B1     		cbz	r3, .L36
1057:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       {
1058:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         memorytype = HAL_XSPI_MEMTYPE_MACRONIX;
1059:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
1060:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       else if (memorytype == HAL_XSPI_MEMTYPE_MACRONIX)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 37


 786              		.loc 1 1060 12 is_stmt 1 view .LVU296
 787              		.loc 1 1060 15 is_stmt 0 view .LVU297
 788 0010 B3F1807F 		cmp	r3, #16777216
 789 0014 01D0     		beq	.L38
1061:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       {
1062:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         memorytype = HAL_XSPI_MEMTYPE_MICRON;
1063:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
1064:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       else
1065:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       {
1066:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         retr = HAL_ERROR;
 790              		.loc 1 1066 14 view .LVU298
 791 0016 0120     		movs	r0, #1
 792 0018 03E0     		b	.L34
 793              	.L38:
1062:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
 794              		.loc 1 1062 20 view .LVU299
 795 001a 0023     		movs	r3, #0
 796              	.LVL33:
1062:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
 797              		.loc 1 1062 20 view .LVU300
 798 001c 01E0     		b	.L34
 799              	.LVL34:
 800              	.L36:
1058:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
 801              		.loc 1 1058 20 view .LVU301
 802 001e 4FF08073 		mov	r3, #16777216
 803              	.LVL35:
 804              	.L34:
1067:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
1068:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_MTYP, memorytype);
 805              		.loc 1 1068 7 is_stmt 1 view .LVU302
 806 0022 9168     		ldr	r1, [r2, #8]
 807              	.LVL36:
 808              		.loc 1 1068 7 is_stmt 0 view .LVU303
 809 0024 21F0E061 		bic	r1, r1, #117440512
 810 0028 0B43     		orrs	r3, r3, r1
 811              	.LVL37:
 812              		.loc 1 1068 7 view .LVU304
 813 002a 9360     		str	r3, [r2, #8]
1069:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 814              		.loc 1 1069 7 is_stmt 1 view .LVU305
1070:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     default :
1071:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       return HAL_ERROR;
1072:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 815              		.loc 1 1072 7 view .LVU306
1073:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1074:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1075:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   DEBUG_PARAM_BEGIN();
 816              		.loc 1 1075 22 view .LVU307
1076:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   DEBUG_PARAM_DATA("::SAL_XSPI_UpdateMemoryType::");
 817              		.loc 1 1076 52 view .LVU308
1077:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   DEBUG_PARAM_INT(memorytype);
 818              		.loc 1 1077 30 view .LVU309
1078:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   DEBUG_PARAM_END();
 819              		.loc 1 1078 20 view .LVU310
1079:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 820              		.loc 1 1079 3 view .LVU311
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 38


 821              		.loc 1 1079 10 is_stmt 0 view .LVU312
 822 002c 7047     		bx	lr
 823              	.LVL38:
 824              	.L35:
1071:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 825              		.loc 1 1071 14 view .LVU313
 826 002e 0120     		movs	r0, #1
1080:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 827              		.loc 1 1080 1 view .LVU314
 828 0030 7047     		bx	lr
 829              		.cfi_endproc
 830              	.LFE877:
 832              		.section	.text.SAL_XSPI_Abort,"ax",%progbits
 833              		.align	1
 834              		.global	SAL_XSPI_Abort
 835              		.syntax unified
 836              		.thumb
 837              		.thumb_func
 839              	SAL_XSPI_Abort:
 840              	.LVL39:
 841              	.LFB878:
1081:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1082:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef SAL_XSPI_Abort(SAL_XSPI_ObjectTypeDef *SalXspi)
1083:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 842              		.loc 1 1083 1 is_stmt 1 view -0
 843              		.cfi_startproc
 844              		@ args = 0, pretend = 0, frame = 0
 845              		@ frame_needed = 0, uses_anonymous_args = 0
 846              		.loc 1 1083 1 is_stmt 0 view .LVU316
 847 0000 08B5     		push	{r3, lr}
 848              	.LCFI10:
 849              		.cfi_def_cfa_offset 8
 850              		.cfi_offset 3, -8
 851              		.cfi_offset 14, -4
1084:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return HAL_XSPI_Abort(SalXspi->hxspi);
 852              		.loc 1 1084 3 is_stmt 1 view .LVU317
 853              		.loc 1 1084 10 is_stmt 0 view .LVU318
 854 0002 0068     		ldr	r0, [r0]
 855              	.LVL40:
 856              		.loc 1 1084 10 view .LVU319
 857 0004 FFF7FEFF 		bl	HAL_XSPI_Abort
 858              	.LVL41:
1085:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 859              		.loc 1 1085 1 view .LVU320
 860 0008 08BD     		pop	{r3, pc}
 861              		.cfi_endproc
 862              	.LFE878:
 864              		.section	.text.XSPI_FormatCommand,"ax",%progbits
 865              		.align	1
 866              		.global	XSPI_FormatCommand
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 871              	XSPI_FormatCommand:
 872              	.LVL42:
 873              	.LFB879:
1086:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 39


1087:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
1088:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @}
1089:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
1090:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1091:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /** @defgroup SAL_XSPI_Private_Functions SAL XSP Private Functions
1092:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @{
1093:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
1094:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
1095:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function return a formatted command
1096:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   *
1097:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param CommandExtension Type of the command extension 0: the complement  1 : the same
1098:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param InstructionWidth Instruction width
1099:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Command Command
1100:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return Formatted command
1101:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
1102:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** uint16_t XSPI_FormatCommand(uint8_t CommandExtension, uint32_t InstructionWidth, uint8_t Command)
1103:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 874              		.loc 1 1103 1 is_stmt 1 view -0
 875              		.cfi_startproc
 876              		@ args = 0, pretend = 0, frame = 0
 877              		@ frame_needed = 0, uses_anonymous_args = 0
 878              		@ link register save eliminated.
1104:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   uint16_t retr;
 879              		.loc 1 1104 3 view .LVU322
1105:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS)
 880              		.loc 1 1105 3 view .LVU323
 881              		.loc 1 1105 6 is_stmt 0 view .LVU324
 882 0000 1029     		cmp	r1, #16
 883 0002 01D0     		beq	.L45
1106:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1107:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* 0b00 Command Extension is the same as the Command.
1108:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****             (Command / Command Extension has the same value for the whole clock period. */
1109:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* 0b01 Command Extension is the inverse of the Command.
1110:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****             Command Extension acts as a confirmation of the Command */
1111:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* 0b11 Command and Command Extension forms a 16 bit command word :: Not yet handled */
1112:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = ((uint16_t)Command << 8u);
1113:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     if (CommandExtension == 1u)
1114:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
1115:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       retr |= (uint8_t)(~Command & 0xFFu);
1116:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
1117:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     else
1118:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
1119:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       retr |= (uint8_t)(Command & 0xFFu);
1120:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
1121:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1122:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else
1123:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1124:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = Command;
 884              		.loc 1 1124 5 is_stmt 1 view .LVU325
 885              		.loc 1 1124 10 is_stmt 0 view .LVU326
 886 0004 1046     		mov	r0, r2
 887              	.LVL43:
1125:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1126:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1127:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 888              		.loc 1 1127 3 is_stmt 1 view .LVU327
1128:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 40


 889              		.loc 1 1128 1 is_stmt 0 view .LVU328
 890 0006 7047     		bx	lr
 891              	.LVL44:
 892              	.L45:
1112:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     if (CommandExtension == 1u)
 893              		.loc 1 1112 5 is_stmt 1 view .LVU329
1112:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     if (CommandExtension == 1u)
 894              		.loc 1 1112 10 is_stmt 0 view .LVU330
 895 0008 1302     		lsls	r3, r2, #8
 896              	.LVL45:
1113:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 897              		.loc 1 1113 5 is_stmt 1 view .LVU331
1113:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 898              		.loc 1 1113 8 is_stmt 0 view .LVU332
 899 000a 0128     		cmp	r0, #1
 900 000c 02D0     		beq	.L46
1119:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 901              		.loc 1 1119 7 is_stmt 1 view .LVU333
1119:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 902              		.loc 1 1119 12 is_stmt 0 view .LVU334
 903 000e 42EA0300 		orr	r0, r2, r3
 904              	.LVL46:
1119:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 905              		.loc 1 1119 12 view .LVU335
 906 0012 7047     		bx	lr
 907              	.LVL47:
 908              	.L46:
1115:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 909              		.loc 1 1115 7 is_stmt 1 view .LVU336
1115:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 910              		.loc 1 1115 15 is_stmt 0 view .LVU337
 911 0014 D243     		mvns	r2, r2
 912              	.LVL48:
1115:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 913              		.loc 1 1115 15 view .LVU338
 914 0016 D2B2     		uxtb	r2, r2
1115:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 915              		.loc 1 1115 12 view .LVU339
 916 0018 42EA0300 		orr	r0, r2, r3
 917              	.LVL49:
1115:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 918              		.loc 1 1115 12 view .LVU340
 919 001c 7047     		bx	lr
 920              		.cfi_endproc
 921              	.LFE879:
 923              		.section	.text.SAL_XSPI_GetSFDP,"ax",%progbits
 924              		.align	1
 925              		.global	SAL_XSPI_GetSFDP
 926              		.syntax unified
 927              		.thumb
 928              		.thumb_func
 930              	SAL_XSPI_GetSFDP:
 931              	.LVL50:
 932              	.LFB865:
 467:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 933              		.loc 1 467 1 is_stmt 1 view -0
 934              		.cfi_startproc
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 41


 935              		@ args = 0, pretend = 0, frame = 80
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 467:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 937              		.loc 1 467 1 is_stmt 0 view .LVU342
 938 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 939              	.LCFI11:
 940              		.cfi_def_cfa_offset 20
 941              		.cfi_offset 4, -20
 942              		.cfi_offset 5, -16
 943              		.cfi_offset 6, -12
 944              		.cfi_offset 7, -8
 945              		.cfi_offset 14, -4
 946 0002 95B0     		sub	sp, sp, #84
 947              	.LCFI12:
 948              		.cfi_def_cfa_offset 104
 949 0004 0446     		mov	r4, r0
 950 0006 0E46     		mov	r6, r1
 951 0008 1746     		mov	r7, r2
 952 000a 1D46     		mov	r5, r3
 468:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 953              		.loc 1 468 3 is_stmt 1 view .LVU343
 469:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 954              		.loc 1 469 3 view .LVU344
 469:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 955              		.loc 1 469 26 is_stmt 0 view .LVU345
 956 000c 4C22     		movs	r2, #76
 957              	.LVL51:
 469:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 958              		.loc 1 469 26 view .LVU346
 959 000e 011D     		adds	r1, r0, #4
 960              	.LVL52:
 469:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 961              		.loc 1 469 26 view .LVU347
 962 0010 01A8     		add	r0, sp, #4
 963              	.LVL53:
 469:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 964              		.loc 1 469 26 view .LVU348
 965 0012 FFF7FEFF 		bl	memcpy
 966              	.LVL54:
 472:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                              EXTMEM_READ_SFDP_COMMAND);
 967              		.loc 1 472 3 is_stmt 1 view .LVU349
 472:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                              EXTMEM_READ_SFDP_COMMAND);
 968              		.loc 1 472 27 is_stmt 0 view .LVU350
 969 0016 5A22     		movs	r2, #90
 970 0018 0599     		ldr	r1, [sp, #20]
 971 001a 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 972 001e FFF7FEFF 		bl	XSPI_FormatCommand
 973              	.LVL55:
 472:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                              EXTMEM_READ_SFDP_COMMAND);
 974              		.loc 1 472 25 discriminator 1 view .LVU351
 975 0022 0390     		str	r0, [sp, #12]
 475:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength  = DataSize;
 976              		.loc 1 475 3 is_stmt 1 view .LVU352
 475:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength  = DataSize;
 977              		.loc 1 475 25 is_stmt 0 view .LVU353
 978 0024 0796     		str	r6, [sp, #28]
 476:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = SalXspi->SFDPDummyCycle;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 42


 979              		.loc 1 476 3 is_stmt 1 view .LVU354
 476:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = SalXspi->SFDPDummyCycle;
 980              		.loc 1 476 25 is_stmt 0 view .LVU355
 981 0026 1095     		str	r5, [sp, #64]
 477:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 982              		.loc 1 477 3 is_stmt 1 view .LVU356
 477:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 983              		.loc 1 477 34 is_stmt 0 view .LVU357
 984 0028 94F85130 		ldrb	r3, [r4, #81]	@ zero_extendqisi2
 477:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 985              		.loc 1 477 25 view .LVU358
 986 002c 1293     		str	r3, [sp, #72]
 479:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 987              		.loc 1 479 3 is_stmt 1 view .LVU359
 479:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 988              		.loc 1 479 17 is_stmt 0 view .LVU360
 989 002e 089B     		ldr	r3, [sp, #32]
 479:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 990              		.loc 1 479 6 view .LVU361
 991 0030 B3F5807F 		cmp	r3, #256
 992 0034 02D0     		beq	.L48
 479:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 993              		.loc 1 479 58 discriminator 1 view .LVU362
 994 0036 B3F5407F 		cmp	r3, #768
 995 003a 02D1     		bne	.L49
 996              	.L48:
 481:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 997              		.loc 1 481 5 is_stmt 1 view .LVU363
 481:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 998              		.loc 1 481 28 is_stmt 0 view .LVU364
 999 003c 4FF40053 		mov	r3, #8192
 1000 0040 0993     		str	r3, [sp, #36]
 1001              	.L49:
 484:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1002              		.loc 1 484 3 is_stmt 1 view .LVU365
 484:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1003              		.loc 1 484 16 is_stmt 0 view .LVU366
 1004 0042 119B     		ldr	r3, [sp, #68]
 484:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1005              		.loc 1 484 6 view .LVU367
 1006 0044 B3F1006F 		cmp	r3, #134217728
 1007 0048 0ED0     		beq	.L55
 490:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1008              		.loc 1 490 5 is_stmt 1 view .LVU368
 490:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1009              		.loc 1 490 23 is_stmt 0 view .LVU369
 1010 004a 0023     		movs	r3, #0
 1011 004c 1393     		str	r3, [sp, #76]
 1012              	.L51:
 494:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 1013              		.loc 1 494 3 is_stmt 1 view .LVU370
 494:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 1014              		.loc 1 494 10 is_stmt 0 view .LVU371
 1015 004e 6422     		movs	r2, #100
 1016 0050 01A9     		add	r1, sp, #4
 1017 0052 2068     		ldr	r0, [r4]
 1018 0054 FFF7FEFF 		bl	HAL_XSPI_Command
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 43


 1019              	.LVL56:
 495:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1020              		.loc 1 495 3 is_stmt 1 view .LVU372
 495:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1021              		.loc 1 495 6 is_stmt 0 view .LVU373
 1022 0058 0546     		mov	r5, r0
 1023              	.LVL57:
 495:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1024              		.loc 1 495 6 view .LVU374
 1025 005a 48B1     		cbz	r0, .L56
 1026              	.L52:
 1027              	.LVL58:
 507:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1028              		.loc 1 507 5 is_stmt 1 view .LVU375
 507:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1029              		.loc 1 507 11 is_stmt 0 view .LVU376
 1030 005c 2068     		ldr	r0, [r4]
 1031 005e FFF7FEFF 		bl	HAL_XSPI_Abort
 1032              	.LVL59:
 1033              	.L53:
 509:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 1034              		.loc 1 509 3 is_stmt 1 view .LVU377
 510:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1035              		.loc 1 510 1 is_stmt 0 view .LVU378
 1036 0062 2846     		mov	r0, r5
 1037 0064 15B0     		add	sp, sp, #84
 1038              	.LCFI13:
 1039              		.cfi_remember_state
 1040              		.cfi_def_cfa_offset 20
 1041              		@ sp needed
 1042 0066 F0BD     		pop	{r4, r5, r6, r7, pc}
 1043              	.LVL60:
 1044              	.L55:
 1045              	.LCFI14:
 1046              		.cfi_restore_state
 486:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1047              		.loc 1 486 5 is_stmt 1 view .LVU379
 486:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1048              		.loc 1 486 23 is_stmt 0 view .LVU380
 1049 0068 4FF00053 		mov	r3, #536870912
 1050 006c 1393     		str	r3, [sp, #76]
 1051 006e EEE7     		b	.L51
 1052              	.LVL61:
 1053              	.L56:
 501:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1054              		.loc 1 501 3 is_stmt 1 view .LVU381
 501:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1055              		.loc 1 501 10 is_stmt 0 view .LVU382
 1056 0070 6422     		movs	r2, #100
 1057 0072 3946     		mov	r1, r7
 1058 0074 2068     		ldr	r0, [r4]
 1059              	.LVL62:
 501:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1060              		.loc 1 501 10 view .LVU383
 1061 0076 FFF7FEFF 		bl	HAL_XSPI_Receive
 1062              	.LVL63:
 1063              	.LDL1:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 44


 504:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1064              		.loc 1 504 3 is_stmt 1 view .LVU384
 504:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1065              		.loc 1 504 6 is_stmt 0 view .LVU385
 1066 007a 0546     		mov	r5, r0
 1067 007c 0028     		cmp	r0, #0
 1068 007e F0D0     		beq	.L53
 1069 0080 ECE7     		b	.L52
 1070              		.cfi_endproc
 1071              	.LFE865:
 1073              		.section	.text.SAL_XSPI_GetId,"ax",%progbits
 1074              		.align	1
 1075              		.global	SAL_XSPI_GetId
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1080              	SAL_XSPI_GetId:
 1081              	.LVL64:
 1082              	.LFB866:
 520:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1083              		.loc 1 520 1 is_stmt 1 view -0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 80
 1086              		@ frame_needed = 0, uses_anonymous_args = 0
 520:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1087              		.loc 1 520 1 is_stmt 0 view .LVU387
 1088 0000 70B5     		push	{r4, r5, r6, lr}
 1089              	.LCFI15:
 1090              		.cfi_def_cfa_offset 16
 1091              		.cfi_offset 4, -16
 1092              		.cfi_offset 5, -12
 1093              		.cfi_offset 6, -8
 1094              		.cfi_offset 14, -4
 1095 0002 94B0     		sub	sp, sp, #80
 1096              	.LCFI16:
 1097              		.cfi_def_cfa_offset 96
 1098 0004 0446     		mov	r4, r0
 1099 0006 0E46     		mov	r6, r1
 1100 0008 1546     		mov	r5, r2
 521:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 1101              		.loc 1 521 3 is_stmt 1 view .LVU388
 522:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1102              		.loc 1 522 3 view .LVU389
 522:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1103              		.loc 1 522 26 is_stmt 0 view .LVU390
 1104 000a 4C22     		movs	r2, #76
 1105              	.LVL65:
 522:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1106              		.loc 1 522 26 view .LVU391
 1107 000c 011D     		adds	r1, r0, #4
 1108              	.LVL66:
 522:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1109              		.loc 1 522 26 view .LVU392
 1110 000e 01A8     		add	r0, sp, #4
 1111              	.LVL67:
 522:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1112              		.loc 1 522 26 view .LVU393
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 45


 1113 0010 FFF7FEFF 		bl	memcpy
 1114              	.LVL68:
 525:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                              EXTMEM_READ_JEDEC_ID_SPI_COMMAND);
 1115              		.loc 1 525 3 is_stmt 1 view .LVU394
 525:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                              EXTMEM_READ_JEDEC_ID_SPI_COMMAND);
 1116              		.loc 1 525 27 is_stmt 0 view .LVU395
 1117 0014 9F22     		movs	r2, #159
 1118 0016 0599     		ldr	r1, [sp, #20]
 1119 0018 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 1120 001c FFF7FEFF 		bl	XSPI_FormatCommand
 1121              	.LVL69:
 525:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****                                              EXTMEM_READ_JEDEC_ID_SPI_COMMAND);
 1122              		.loc 1 525 25 discriminator 1 view .LVU396
 1123 0020 0390     		str	r0, [sp, #12]
 528:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1124              		.loc 1 528 3 is_stmt 1 view .LVU397
 528:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1125              		.loc 1 528 25 is_stmt 0 view .LVU398
 1126 0022 1095     		str	r5, [sp, #64]
 530:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1127              		.loc 1 530 3 is_stmt 1 view .LVU399
 530:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1128              		.loc 1 530 16 is_stmt 0 view .LVU400
 1129 0024 049B     		ldr	r3, [sp, #16]
 530:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1130              		.loc 1 530 6 view .LVU401
 1131 0026 012B     		cmp	r3, #1
 1132 0028 08D0     		beq	.L67
 537:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1133              		.loc 1 537 8 is_stmt 1 view .LVU402
 537:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1134              		.loc 1 537 11 is_stmt 0 view .LVU403
 1135 002a 032B     		cmp	r3, #3
 1136 002c 19D0     		beq	.L68
 544:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1137              		.loc 1 544 8 is_stmt 1 view .LVU404
 544:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1138              		.loc 1 544 11 is_stmt 0 view .LVU405
 1139 002e 042B     		cmp	r3, #4
 1140 0030 1ED0     		beq	.L69
 568:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles = 8;
 1141              		.loc 1 568 5 is_stmt 1 view .LVU406
 568:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles = 8;
 1142              		.loc 1 568 23 is_stmt 0 view .LVU407
 1143 0032 0023     		movs	r3, #0
 1144 0034 0793     		str	r3, [sp, #28]
 569:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1145              		.loc 1 569 5 is_stmt 1 view .LVU408
 569:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1146              		.loc 1 569 27 is_stmt 0 view .LVU409
 1147 0036 0823     		movs	r3, #8
 1148 0038 1293     		str	r3, [sp, #72]
 1149 003a 05E0     		b	.L59
 1150              	.L67:
 532:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles       = 0;
 1151              		.loc 1 532 5 is_stmt 1 view .LVU410
 532:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles       = 0;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 46


 1152              		.loc 1 532 33 is_stmt 0 view .LVU411
 1153 003c 0023     		movs	r3, #0
 1154 003e 0893     		str	r3, [sp, #32]
 533:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* This behavior is linked with micron memory to read ID in 1S8S8S */
 1155              		.loc 1 533 5 is_stmt 1 view .LVU412
 533:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* This behavior is linked with micron memory to read ID in 1S8S8S */
 1156              		.loc 1 533 33 is_stmt 0 view .LVU413
 1157 0040 1293     		str	r3, [sp, #72]
 535:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1158              		.loc 1 535 5 is_stmt 1 view .LVU414
 535:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1159              		.loc 1 535 24 is_stmt 0 view .LVU415
 1160 0042 4FF08073 		mov	r3, #16777216
 1161 0046 0F93     		str	r3, [sp, #60]
 1162              	.L59:
 573:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 1163              		.loc 1 573 3 is_stmt 1 view .LVU416
 573:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 1164              		.loc 1 573 10 is_stmt 0 view .LVU417
 1165 0048 6422     		movs	r2, #100
 1166 004a 01A9     		add	r1, sp, #4
 1167 004c 2068     		ldr	r0, [r4]
 1168 004e FFF7FEFF 		bl	HAL_XSPI_Command
 1169              	.LVL70:
 574:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1170              		.loc 1 574 3 is_stmt 1 view .LVU418
 574:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1171              		.loc 1 574 6 is_stmt 0 view .LVU419
 1172 0052 0546     		mov	r5, r0
 1173              	.LVL71:
 574:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1174              		.loc 1 574 6 view .LVU420
 1175 0054 40B3     		cbz	r0, .L70
 1176              	.L64:
 1177              	.LVL72:
 586:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1178              		.loc 1 586 5 is_stmt 1 view .LVU421
 586:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1179              		.loc 1 586 11 is_stmt 0 view .LVU422
 1180 0056 2068     		ldr	r0, [r4]
 1181 0058 FFF7FEFF 		bl	HAL_XSPI_Abort
 1182              	.LVL73:
 1183              	.L65:
 588:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 1184              		.loc 1 588 3 is_stmt 1 view .LVU423
 589:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1185              		.loc 1 589 1 is_stmt 0 view .LVU424
 1186 005c 2846     		mov	r0, r5
 1187 005e 14B0     		add	sp, sp, #80
 1188              	.LCFI17:
 1189              		.cfi_remember_state
 1190              		.cfi_def_cfa_offset 16
 1191              		@ sp needed
 1192 0060 70BD     		pop	{r4, r5, r6, pc}
 1193              	.LVL74:
 1194              	.L68:
 1195              	.LCFI18:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 47


 1196              		.cfi_restore_state
 539:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles       = 0;
 1197              		.loc 1 539 5 is_stmt 1 view .LVU425
 539:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles       = 0;
 1198              		.loc 1 539 33 is_stmt 0 view .LVU426
 1199 0062 0023     		movs	r3, #0
 1200 0064 0893     		str	r3, [sp, #32]
 540:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* This behavior is linked with ISSI memory to read ID in 4S4S4S */
 1201              		.loc 1 540 5 is_stmt 1 view .LVU427
 540:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* This behavior is linked with ISSI memory to read ID in 4S4S4S */
 1202              		.loc 1 540 33 is_stmt 0 view .LVU428
 1203 0066 1293     		str	r3, [sp, #72]
 542:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1204              		.loc 1 542 5 is_stmt 1 view .LVU429
 542:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1205              		.loc 1 542 33 is_stmt 0 view .LVU430
 1206 0068 4FF04073 		mov	r3, #50331648
 1207 006c 0F93     		str	r3, [sp, #60]
 1208 006e EBE7     		b	.L59
 1209              	.L69:
 546:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1210              		.loc 1 546 5 is_stmt 1 view .LVU431
 546:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1211              		.loc 1 546 23 is_stmt 0 view .LVU432
 1212 0070 0023     		movs	r3, #0
 1213 0072 0793     		str	r3, [sp, #28]
 549:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1214              		.loc 1 549 5 is_stmt 1 view .LVU433
 549:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1215              		.loc 1 549 14 is_stmt 0 view .LVU434
 1216 0074 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 549:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1217              		.loc 1 549 8 view .LVU435
 1218 0076 C22B     		cmp	r3, #194
 1219 0078 04D0     		beq	.L71
 1220              	.L62:
 555:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1221              		.loc 1 555 10 is_stmt 1 view .LVU436
 555:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1222              		.loc 1 555 13 is_stmt 0 view .LVU437
 1223 007a C82B     		cmp	r3, #200
 1224 007c 0BD0     		beq	.L72
 1225              	.L63:
 562:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 1226              		.loc 1 562 7 is_stmt 1 view .LVU438
 562:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 1227              		.loc 1 562 29 is_stmt 0 view .LVU439
 1228 007e 0823     		movs	r3, #8
 1229 0080 1293     		str	r3, [sp, #72]
 1230 0082 E1E7     		b	.L59
 1231              	.L71:
 549:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1232              		.loc 1 549 40 discriminator 1 view .LVU440
 1233 0084 119A     		ldr	r2, [sp, #68]
 549:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1234              		.loc 1 549 27 discriminator 1 view .LVU441
 1235 0086 B2F1006F 		cmp	r2, #134217728
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 48


 1236 008a F6D1     		bne	.L62
 551:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataDTRMode       = HAL_XSPI_DATA_DTR_DISABLE;
 1237              		.loc 1 551 7 is_stmt 1 view .LVU442
 551:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataDTRMode       = HAL_XSPI_DATA_DTR_DISABLE;
 1238              		.loc 1 551 35 is_stmt 0 view .LVU443
 1239 008c 0423     		movs	r3, #4
 1240 008e 1293     		str	r3, [sp, #72]
 552:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 1241              		.loc 1 552 7 is_stmt 1 view .LVU444
 552:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 1242              		.loc 1 552 35 is_stmt 0 view .LVU445
 1243 0090 0023     		movs	r3, #0
 1244 0092 1193     		str	r3, [sp, #68]
 1245 0094 D8E7     		b	.L59
 1246              	.L72:
 555:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1247              		.loc 1 555 45 discriminator 1 view .LVU446
 1248 0096 119B     		ldr	r3, [sp, #68]
 555:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1249              		.loc 1 555 32 discriminator 1 view .LVU447
 1250 0098 B3F1006F 		cmp	r3, #134217728
 1251 009c EFD1     		bne	.L63
 557:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
 1252              		.loc 1 557 7 is_stmt 1 view .LVU448
 557:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
 1253              		.loc 1 557 35 is_stmt 0 view .LVU449
 1254 009e 0823     		movs	r3, #8
 1255 00a0 1293     		str	r3, [sp, #72]
 558:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 1256              		.loc 1 558 7 is_stmt 1 view .LVU450
 558:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 1257              		.loc 1 558 35 is_stmt 0 view .LVU451
 1258 00a2 0023     		movs	r3, #0
 1259 00a4 0893     		str	r3, [sp, #32]
 1260 00a6 CFE7     		b	.L59
 1261              	.LVL75:
 1262              	.L70:
 580:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1263              		.loc 1 580 3 is_stmt 1 view .LVU452
 580:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1264              		.loc 1 580 10 is_stmt 0 view .LVU453
 1265 00a8 6422     		movs	r2, #100
 1266 00aa 3146     		mov	r1, r6
 1267 00ac 2068     		ldr	r0, [r4]
 1268              	.LVL76:
 580:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1269              		.loc 1 580 10 view .LVU454
 1270 00ae FFF7FEFF 		bl	HAL_XSPI_Receive
 1271              	.LVL77:
 1272              	.LDL2:
 583:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1273              		.loc 1 583 3 is_stmt 1 view .LVU455
 583:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1274              		.loc 1 583 6 is_stmt 0 view .LVU456
 1275 00b2 0546     		mov	r5, r0
 1276 00b4 0028     		cmp	r0, #0
 1277 00b6 D1D0     		beq	.L65
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 49


 1278 00b8 CDE7     		b	.L64
 1279              		.cfi_endproc
 1280              	.LFE866:
 1282              		.section	.text.SAL_XSPI_CommandSendAddress,"ax",%progbits
 1283              		.align	1
 1284              		.global	SAL_XSPI_CommandSendAddress
 1285              		.syntax unified
 1286              		.thumb
 1287              		.thumb_func
 1289              	SAL_XSPI_CommandSendAddress:
 1290              	.LVL78:
 1291              	.LFB869:
 705:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1292              		.loc 1 705 1 is_stmt 1 view -0
 1293              		.cfi_startproc
 1294              		@ args = 0, pretend = 0, frame = 80
 1295              		@ frame_needed = 0, uses_anonymous_args = 0
 705:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1296              		.loc 1 705 1 is_stmt 0 view .LVU458
 1297 0000 70B5     		push	{r4, r5, r6, lr}
 1298              	.LCFI19:
 1299              		.cfi_def_cfa_offset 16
 1300              		.cfi_offset 4, -16
 1301              		.cfi_offset 5, -12
 1302              		.cfi_offset 6, -8
 1303              		.cfi_offset 14, -4
 1304 0002 94B0     		sub	sp, sp, #80
 1305              	.LCFI20:
 1306              		.cfi_def_cfa_offset 96
 1307 0004 0446     		mov	r4, r0
 1308 0006 0E46     		mov	r6, r1
 1309 0008 1546     		mov	r5, r2
 706:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 1310              		.loc 1 706 3 is_stmt 1 view .LVU459
 707:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1311              		.loc 1 707 3 view .LVU460
 707:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1312              		.loc 1 707 26 is_stmt 0 view .LVU461
 1313 000a 4C22     		movs	r2, #76
 1314              	.LVL79:
 707:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1315              		.loc 1 707 26 view .LVU462
 1316 000c 011D     		adds	r1, r0, #4
 1317              	.LVL80:
 707:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1318              		.loc 1 707 26 view .LVU463
 1319 000e 01A8     		add	r0, sp, #4
 1320              	.LVL81:
 707:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1321              		.loc 1 707 26 view .LVU464
 1322 0010 FFF7FEFF 		bl	memcpy
 1323              	.LVL82:
 710:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1324              		.loc 1 710 3 is_stmt 1 view .LVU465
 710:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1325              		.loc 1 710 27 is_stmt 0 view .LVU466
 1326 0014 3246     		mov	r2, r6
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 50


 1327 0016 0599     		ldr	r1, [sp, #20]
 1328 0018 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 1329 001c FFF7FEFF 		bl	XSPI_FormatCommand
 1330              	.LVL83:
 710:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1331              		.loc 1 710 25 discriminator 1 view .LVU467
 1332 0020 0390     		str	r0, [sp, #12]
 712:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1333              		.loc 1 712 3 is_stmt 1 view .LVU468
 712:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1334              		.loc 1 712 16 is_stmt 0 view .LVU469
 1335 0022 049B     		ldr	r3, [sp, #16]
 712:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1336              		.loc 1 712 6 view .LVU470
 1337 0024 012B     		cmp	r3, #1
 1338 0026 0ED0     		beq	.L77
 1339              	.L74:
 717:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles       = 0U;
 1340              		.loc 1 717 3 is_stmt 1 view .LVU471
 717:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles       = 0U;
 1341              		.loc 1 717 31 is_stmt 0 view .LVU472
 1342 0028 0795     		str	r5, [sp, #28]
 718:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataMode          = HAL_XSPI_DATA_NONE;
 1343              		.loc 1 718 3 is_stmt 1 view .LVU473
 718:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataMode          = HAL_XSPI_DATA_NONE;
 1344              		.loc 1 718 31 is_stmt 0 view .LVU474
 1345 002a 0023     		movs	r3, #0
 1346 002c 1293     		str	r3, [sp, #72]
 719:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
 1347              		.loc 1 719 3 is_stmt 1 view .LVU475
 719:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
 1348              		.loc 1 719 31 is_stmt 0 view .LVU476
 1349 002e 0F93     		str	r3, [sp, #60]
 720:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1350              		.loc 1 720 3 is_stmt 1 view .LVU477
 720:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1351              		.loc 1 720 31 is_stmt 0 view .LVU478
 1352 0030 1393     		str	r3, [sp, #76]
 723:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 1353              		.loc 1 723 3 is_stmt 1 view .LVU479
 723:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr != HAL_OK)
 1354              		.loc 1 723 10 is_stmt 0 view .LVU480
 1355 0032 6422     		movs	r2, #100
 1356 0034 01A9     		add	r1, sp, #4
 1357 0036 2068     		ldr	r0, [r4]
 1358 0038 FFF7FEFF 		bl	HAL_XSPI_Command
 1359              	.LVL84:
 724:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1360              		.loc 1 724 3 is_stmt 1 view .LVU481
 724:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1361              		.loc 1 724 6 is_stmt 0 view .LVU482
 1362 003c 0546     		mov	r5, r0
 1363              	.LVL85:
 724:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1364              		.loc 1 724 6 view .LVU483
 1365 003e 30B9     		cbnz	r0, .L78
 1366              	.LVL86:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 51


 1367              	.L75:
 729:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 1368              		.loc 1 729 3 is_stmt 1 view .LVU484
 730:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1369              		.loc 1 730 1 is_stmt 0 view .LVU485
 1370 0040 2846     		mov	r0, r5
 1371 0042 14B0     		add	sp, sp, #80
 1372              	.LCFI21:
 1373              		.cfi_remember_state
 1374              		.cfi_def_cfa_offset 16
 1375              		@ sp needed
 1376 0044 70BD     		pop	{r4, r5, r6, pc}
 1377              	.LVL87:
 1378              	.L77:
 1379              	.LCFI22:
 1380              		.cfi_restore_state
 714:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1381              		.loc 1 714 5 is_stmt 1 view .LVU486
 714:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1382              		.loc 1 714 27 is_stmt 0 view .LVU487
 1383 0046 4FF48073 		mov	r3, #256
 1384 004a 0893     		str	r3, [sp, #32]
 1385 004c ECE7     		b	.L74
 1386              	.LVL88:
 1387              	.L78:
 727:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1388              		.loc 1 727 5 is_stmt 1 view .LVU488
 727:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1389              		.loc 1 727 11 is_stmt 0 view .LVU489
 1390 004e 2068     		ldr	r0, [r4]
 1391              	.LVL89:
 727:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1392              		.loc 1 727 11 view .LVU490
 1393 0050 FFF7FEFF 		bl	HAL_XSPI_Abort
 1394              	.LVL90:
 1395 0054 F4E7     		b	.L75
 1396              		.cfi_endproc
 1397              	.LFE869:
 1399              		.section	.text.SAL_XSPI_CommandSendData,"ax",%progbits
 1400              		.align	1
 1401              		.global	SAL_XSPI_CommandSendData
 1402              		.syntax unified
 1403              		.thumb
 1404              		.thumb_func
 1406              	SAL_XSPI_CommandSendData:
 1407              	.LVL91:
 1408              	.LFB870:
 742:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 1409              		.loc 1 742 1 is_stmt 1 view -0
 1410              		.cfi_startproc
 1411              		@ args = 0, pretend = 0, frame = 80
 1412              		@ frame_needed = 0, uses_anonymous_args = 0
 742:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 1413              		.loc 1 742 1 is_stmt 0 view .LVU492
 1414 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1415              	.LCFI23:
 1416              		.cfi_def_cfa_offset 20
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 52


 1417              		.cfi_offset 4, -20
 1418              		.cfi_offset 5, -16
 1419              		.cfi_offset 6, -12
 1420              		.cfi_offset 7, -8
 1421              		.cfi_offset 14, -4
 1422 0002 95B0     		sub	sp, sp, #84
 1423              	.LCFI24:
 1424              		.cfi_def_cfa_offset 104
 1425 0004 0446     		mov	r4, r0
 1426 0006 0E46     		mov	r6, r1
 1427 0008 1746     		mov	r7, r2
 1428 000a 1D46     		mov	r5, r3
 743:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1429              		.loc 1 743 3 is_stmt 1 view .LVU493
 743:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1430              		.loc 1 743 28 is_stmt 0 view .LVU494
 1431 000c 4C22     		movs	r2, #76
 1432              	.LVL92:
 743:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1433              		.loc 1 743 28 view .LVU495
 1434 000e 011D     		adds	r1, r0, #4
 1435              	.LVL93:
 743:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1436              		.loc 1 743 28 view .LVU496
 1437 0010 01A8     		add	r0, sp, #4
 1438              	.LVL94:
 743:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1439              		.loc 1 743 28 view .LVU497
 1440 0012 FFF7FEFF 		bl	memcpy
 1441              	.LVL95:
 744:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1442              		.loc 1 744 3 is_stmt 1 view .LVU498
 747:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1443              		.loc 1 747 3 view .LVU499
 747:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1444              		.loc 1 747 27 is_stmt 0 view .LVU500
 1445 0016 3246     		mov	r2, r6
 1446 0018 0599     		ldr	r1, [sp, #20]
 1447 001a 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 1448 001e FFF7FEFF 		bl	XSPI_FormatCommand
 1449              	.LVL96:
 747:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1450              		.loc 1 747 25 discriminator 1 view .LVU501
 1451 0022 0390     		str	r0, [sp, #12]
 749:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles        = 0U;
 1452              		.loc 1 749 3 is_stmt 1 view .LVU502
 749:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles        = 0U;
 1453              		.loc 1 749 32 is_stmt 0 view .LVU503
 1454 0024 0023     		movs	r3, #0
 1455 0026 0893     		str	r3, [sp, #32]
 750:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 1456              		.loc 1 750 3 is_stmt 1 view .LVU504
 750:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 1457              		.loc 1 750 32 is_stmt 0 view .LVU505
 1458 0028 1293     		str	r3, [sp, #72]
 751:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 1459              		.loc 1 751 3 is_stmt 1 view .LVU506
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 53


 751:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 1460              		.loc 1 751 32 is_stmt 0 view .LVU507
 1461 002a 1095     		str	r5, [sp, #64]
 752:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1462              		.loc 1 752 3 is_stmt 1 view .LVU508
 752:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1463              		.loc 1 752 32 is_stmt 0 view .LVU509
 1464 002c 1393     		str	r3, [sp, #76]
 754:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1465              		.loc 1 754 3 is_stmt 1 view .LVU510
 754:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1466              		.loc 1 754 6 is_stmt 0 view .LVU511
 1467 002e 05B9     		cbnz	r5, .L80
 756:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1468              		.loc 1 756 5 is_stmt 1 view .LVU512
 756:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1469              		.loc 1 756 32 is_stmt 0 view .LVU513
 1470 0030 0F93     		str	r3, [sp, #60]
 1471              	.L80:
 760:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1472              		.loc 1 760 3 is_stmt 1 view .LVU514
 760:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1473              		.loc 1 760 10 is_stmt 0 view .LVU515
 1474 0032 6422     		movs	r2, #100
 1475 0034 01A9     		add	r1, sp, #4
 1476 0036 2068     		ldr	r0, [r4]
 1477 0038 FFF7FEFF 		bl	HAL_XSPI_Command
 1478              	.LVL97:
 762:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1479              		.loc 1 762 3 is_stmt 1 view .LVU516
 762:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1480              		.loc 1 762 6 is_stmt 0 view .LVU517
 1481 003c 0646     		mov	r6, r0
 1482              	.LVL98:
 762:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1483              		.loc 1 762 6 view .LVU518
 1484 003e 08B9     		cbnz	r0, .L81
 762:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1485              		.loc 1 762 24 discriminator 1 view .LVU519
 1486 0040 35B9     		cbnz	r5, .L85
 1487              	.LVL99:
 1488              	.L82:
 767:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1489              		.loc 1 767 3 is_stmt 1 view .LVU520
 767:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1490              		.loc 1 767 6 is_stmt 0 view .LVU521
 1491 0042 16B1     		cbz	r6, .L83
 1492              	.LVL100:
 1493              	.L81:
 770:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1494              		.loc 1 770 5 is_stmt 1 view .LVU522
 770:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1495              		.loc 1 770 11 is_stmt 0 view .LVU523
 1496 0044 2068     		ldr	r0, [r4]
 1497 0046 FFF7FEFF 		bl	HAL_XSPI_Abort
 1498              	.LVL101:
 1499              	.L83:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 54


 772:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 1500              		.loc 1 772 3 is_stmt 1 view .LVU524
 773:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1501              		.loc 1 773 1 is_stmt 0 view .LVU525
 1502 004a 3046     		mov	r0, r6
 1503 004c 15B0     		add	sp, sp, #84
 1504              	.LCFI25:
 1505              		.cfi_remember_state
 1506              		.cfi_def_cfa_offset 20
 1507              		@ sp needed
 1508 004e F0BD     		pop	{r4, r5, r6, r7, pc}
 1509              	.LVL102:
 1510              	.L85:
 1511              	.LCFI26:
 1512              		.cfi_restore_state
 764:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1513              		.loc 1 764 5 is_stmt 1 view .LVU526
 764:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1514              		.loc 1 764 12 is_stmt 0 view .LVU527
 1515 0050 6422     		movs	r2, #100
 1516 0052 3946     		mov	r1, r7
 1517 0054 2068     		ldr	r0, [r4]
 1518              	.LVL103:
 764:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1519              		.loc 1 764 12 view .LVU528
 1520 0056 FFF7FEFF 		bl	HAL_XSPI_Transmit
 1521              	.LVL104:
 1522 005a 0646     		mov	r6, r0
 1523              	.LVL105:
 764:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1524              		.loc 1 764 12 view .LVU529
 1525 005c F1E7     		b	.L82
 1526              		.cfi_endproc
 1527              	.LFE870:
 1529              		.section	.text.SAL_XSPI_SendReadCommand,"ax",%progbits
 1530              		.align	1
 1531              		.global	SAL_XSPI_SendReadCommand
 1532              		.syntax unified
 1533              		.thumb
 1534              		.thumb_func
 1536              	SAL_XSPI_SendReadCommand:
 1537              	.LVL106:
 1538              	.LFB871:
 785:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 1539              		.loc 1 785 1 is_stmt 1 view -0
 1540              		.cfi_startproc
 1541              		@ args = 0, pretend = 0, frame = 80
 1542              		@ frame_needed = 0, uses_anonymous_args = 0
 785:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 1543              		.loc 1 785 1 is_stmt 0 view .LVU531
 1544 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1545              	.LCFI27:
 1546              		.cfi_def_cfa_offset 20
 1547              		.cfi_offset 4, -20
 1548              		.cfi_offset 5, -16
 1549              		.cfi_offset 6, -12
 1550              		.cfi_offset 7, -8
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 55


 1551              		.cfi_offset 14, -4
 1552 0002 95B0     		sub	sp, sp, #84
 1553              	.LCFI28:
 1554              		.cfi_def_cfa_offset 104
 1555 0004 0446     		mov	r4, r0
 1556 0006 0E46     		mov	r6, r1
 1557 0008 1746     		mov	r7, r2
 1558 000a 1D46     		mov	r5, r3
 786:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1559              		.loc 1 786 3 is_stmt 1 view .LVU532
 786:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1560              		.loc 1 786 28 is_stmt 0 view .LVU533
 1561 000c 4C22     		movs	r2, #76
 1562              	.LVL107:
 786:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1563              		.loc 1 786 28 view .LVU534
 1564 000e 011D     		adds	r1, r0, #4
 1565              	.LVL108:
 786:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1566              		.loc 1 786 28 view .LVU535
 1567 0010 01A8     		add	r0, sp, #4
 1568              	.LVL109:
 786:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1569              		.loc 1 786 28 view .LVU536
 1570 0012 FFF7FEFF 		bl	memcpy
 1571              	.LVL110:
 787:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1572              		.loc 1 787 3 is_stmt 1 view .LVU537
 790:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1573              		.loc 1 790 3 view .LVU538
 790:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1574              		.loc 1 790 27 is_stmt 0 view .LVU539
 1575 0016 3246     		mov	r2, r6
 1576 0018 0599     		ldr	r1, [sp, #20]
 1577 001a 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 1578 001e FFF7FEFF 		bl	XSPI_FormatCommand
 1579              	.LVL111:
 790:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1580              		.loc 1 790 25 discriminator 1 view .LVU540
 1581 0022 0390     		str	r0, [sp, #12]
 792:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles        = 0u;
 1582              		.loc 1 792 3 is_stmt 1 view .LVU541
 792:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles        = 0u;
 1583              		.loc 1 792 32 is_stmt 0 view .LVU542
 1584 0024 0023     		movs	r3, #0
 1585 0026 0893     		str	r3, [sp, #32]
 793:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 1586              		.loc 1 793 3 is_stmt 1 view .LVU543
 793:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 1587              		.loc 1 793 32 is_stmt 0 view .LVU544
 1588 0028 1293     		str	r3, [sp, #72]
 794:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 1589              		.loc 1 794 3 is_stmt 1 view .LVU545
 794:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 1590              		.loc 1 794 32 is_stmt 0 view .LVU546
 1591 002a 1095     		str	r5, [sp, #64]
 795:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 56


 1592              		.loc 1 795 3 is_stmt 1 view .LVU547
 795:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1593              		.loc 1 795 32 is_stmt 0 view .LVU548
 1594 002c 1393     		str	r3, [sp, #76]
 797:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1595              		.loc 1 797 3 is_stmt 1 view .LVU549
 797:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1596              		.loc 1 797 6 is_stmt 0 view .LVU550
 1597 002e 05B9     		cbnz	r5, .L87
 799:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1598              		.loc 1 799 5 is_stmt 1 view .LVU551
 799:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1599              		.loc 1 799 32 is_stmt 0 view .LVU552
 1600 0030 0F93     		str	r3, [sp, #60]
 1601              	.L87:
 803:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1602              		.loc 1 803 3 is_stmt 1 view .LVU553
 803:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1603              		.loc 1 803 10 is_stmt 0 view .LVU554
 1604 0032 6422     		movs	r2, #100
 1605 0034 01A9     		add	r1, sp, #4
 1606 0036 2068     		ldr	r0, [r4]
 1607 0038 FFF7FEFF 		bl	HAL_XSPI_Command
 1608              	.LVL112:
 805:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1609              		.loc 1 805 3 is_stmt 1 view .LVU555
 805:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1610              		.loc 1 805 6 is_stmt 0 view .LVU556
 1611 003c 0646     		mov	r6, r0
 1612              	.LVL113:
 805:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1613              		.loc 1 805 6 view .LVU557
 1614 003e 08B9     		cbnz	r0, .L88
 805:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1615              		.loc 1 805 24 discriminator 1 view .LVU558
 1616 0040 35B9     		cbnz	r5, .L92
 1617              	.LVL114:
 1618              	.L89:
 811:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1619              		.loc 1 811 3 is_stmt 1 view .LVU559
 811:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1620              		.loc 1 811 6 is_stmt 0 view .LVU560
 1621 0042 16B1     		cbz	r6, .L90
 1622              	.LVL115:
 1623              	.L88:
 814:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1624              		.loc 1 814 5 is_stmt 1 view .LVU561
 814:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1625              		.loc 1 814 11 is_stmt 0 view .LVU562
 1626 0044 2068     		ldr	r0, [r4]
 1627 0046 FFF7FEFF 		bl	HAL_XSPI_Abort
 1628              	.LVL116:
 1629              	.L90:
 816:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 1630              		.loc 1 816 3 is_stmt 1 view .LVU563
 817:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1631              		.loc 1 817 1 is_stmt 0 view .LVU564
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 57


 1632 004a 3046     		mov	r0, r6
 1633 004c 15B0     		add	sp, sp, #84
 1634              	.LCFI29:
 1635              		.cfi_remember_state
 1636              		.cfi_def_cfa_offset 20
 1637              		@ sp needed
 1638 004e F0BD     		pop	{r4, r5, r6, r7, pc}
 1639              	.LVL117:
 1640              	.L92:
 1641              	.LCFI30:
 1642              		.cfi_restore_state
 808:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1643              		.loc 1 808 5 is_stmt 1 view .LVU565
 808:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1644              		.loc 1 808 12 is_stmt 0 view .LVU566
 1645 0050 6422     		movs	r2, #100
 1646 0052 3946     		mov	r1, r7
 1647 0054 2068     		ldr	r0, [r4]
 1648              	.LVL118:
 808:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1649              		.loc 1 808 12 view .LVU567
 1650 0056 FFF7FEFF 		bl	HAL_XSPI_Receive
 1651              	.LVL119:
 1652 005a 0646     		mov	r6, r0
 1653              	.LVL120:
 808:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1654              		.loc 1 808 12 view .LVU568
 1655 005c F1E7     		b	.L89
 1656              		.cfi_endproc
 1657              	.LFE871:
 1659              		.section	.text.SAL_XSPI_CommandSendReadAddress,"ax",%progbits
 1660              		.align	1
 1661              		.global	SAL_XSPI_CommandSendReadAddress
 1662              		.syntax unified
 1663              		.thumb
 1664              		.thumb_func
 1666              	SAL_XSPI_CommandSendReadAddress:
 1667              	.LVL121:
 1668              	.LFB872:
 832:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 1669              		.loc 1 832 1 is_stmt 1 view -0
 1670              		.cfi_startproc
 1671              		@ args = 8, pretend = 0, frame = 80
 1672              		@ frame_needed = 0, uses_anonymous_args = 0
 832:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 1673              		.loc 1 832 1 is_stmt 0 view .LVU570
 1674 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1675              	.LCFI31:
 1676              		.cfi_def_cfa_offset 24
 1677              		.cfi_offset 4, -24
 1678              		.cfi_offset 5, -20
 1679              		.cfi_offset 6, -16
 1680              		.cfi_offset 7, -12
 1681              		.cfi_offset 8, -8
 1682              		.cfi_offset 14, -4
 1683 0004 94B0     		sub	sp, sp, #80
 1684              	.LCFI32:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 58


 1685              		.cfi_def_cfa_offset 104
 1686 0006 0446     		mov	r4, r0
 1687 0008 0E46     		mov	r6, r1
 1688 000a 1546     		mov	r5, r2
 1689 000c 1F46     		mov	r7, r3
 1690 000e 9DF86C80 		ldrb	r8, [sp, #108]	@ zero_extendqisi2
 833:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1691              		.loc 1 833 3 is_stmt 1 view .LVU571
 833:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1692              		.loc 1 833 28 is_stmt 0 view .LVU572
 1693 0012 4C22     		movs	r2, #76
 1694              	.LVL122:
 833:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1695              		.loc 1 833 28 view .LVU573
 1696 0014 011D     		adds	r1, r0, #4
 1697              	.LVL123:
 833:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1698              		.loc 1 833 28 view .LVU574
 1699 0016 01A8     		add	r0, sp, #4
 1700              	.LVL124:
 833:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 1701              		.loc 1 833 28 view .LVU575
 1702 0018 FFF7FEFF 		bl	memcpy
 1703              	.LVL125:
 834:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1704              		.loc 1 834 3 is_stmt 1 view .LVU576
 837:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1705              		.loc 1 837 3 view .LVU577
 837:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1706              		.loc 1 837 27 is_stmt 0 view .LVU578
 1707 001c 3246     		mov	r2, r6
 1708 001e 0599     		ldr	r1, [sp, #20]
 1709 0020 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 1710 0024 FFF7FEFF 		bl	XSPI_FormatCommand
 1711              	.LVL126:
 837:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1712              		.loc 1 837 25 discriminator 1 view .LVU579
 1713 0028 0390     		str	r0, [sp, #12]
 839:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles        = SalXspi->SFDPDummyCycle;
 1714              		.loc 1 839 3 is_stmt 1 view .LVU580
 839:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles        = SalXspi->SFDPDummyCycle;
 1715              		.loc 1 839 32 is_stmt 0 view .LVU581
 1716 002a 0795     		str	r5, [sp, #28]
 840:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 1717              		.loc 1 840 3 is_stmt 1 view .LVU582
 840:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 1718              		.loc 1 840 41 is_stmt 0 view .LVU583
 1719 002c 94F85130 		ldrb	r3, [r4, #81]	@ zero_extendqisi2
 840:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength         = DataSize;
 1720              		.loc 1 840 32 view .LVU584
 1721 0030 1293     		str	r3, [sp, #72]
 841:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
 1722              		.loc 1 841 3 is_stmt 1 view .LVU585
 841:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
 1723              		.loc 1 841 32 is_stmt 0 view .LVU586
 1724 0032 BDF86830 		ldrh	r3, [sp, #104]
 1725 0036 1093     		str	r3, [sp, #64]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 59


 843:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1726              		.loc 1 843 3 is_stmt 1 view .LVU587
 843:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1727              		.loc 1 843 6 is_stmt 0 view .LVU588
 1728 0038 B8F1C20F 		cmp	r8, #194
 1729 003c 19D0     		beq	.L100
 1730              	.L94:
 848:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1731              		.loc 1 848 8 is_stmt 1 view .LVU589
 848:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1732              		.loc 1 848 11 is_stmt 0 view .LVU590
 1733 003e B8F1C80F 		cmp	r8, #200
 1734 0042 1DD0     		beq	.L101
 1735              	.L96:
 855:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1736              		.loc 1 855 5 is_stmt 1 view .LVU591
 855:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1737              		.loc 1 855 32 is_stmt 0 view .LVU592
 1738 0044 0023     		movs	r3, #0
 1739 0046 1393     		str	r3, [sp, #76]
 1740              	.L95:
 859:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1741              		.loc 1 859 3 is_stmt 1 view .LVU593
 859:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1742              		.loc 1 859 10 is_stmt 0 view .LVU594
 1743 0048 6422     		movs	r2, #100
 1744 004a 01A9     		add	r1, sp, #4
 1745 004c 2068     		ldr	r0, [r4]
 1746 004e FFF7FEFF 		bl	HAL_XSPI_Command
 1747              	.LVL127:
 861:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1748              		.loc 1 861 3 is_stmt 1 view .LVU595
 861:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1749              		.loc 1 861 6 is_stmt 0 view .LVU596
 1750 0052 0546     		mov	r5, r0
 1751              	.LVL128:
 861:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1752              		.loc 1 861 6 view .LVU597
 1753 0054 30B9     		cbnz	r0, .L97
 864:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1754              		.loc 1 864 5 is_stmt 1 view .LVU598
 864:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1755              		.loc 1 864 12 is_stmt 0 view .LVU599
 1756 0056 6422     		movs	r2, #100
 1757 0058 3946     		mov	r1, r7
 1758 005a 2068     		ldr	r0, [r4]
 1759              	.LVL129:
 864:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1760              		.loc 1 864 12 view .LVU600
 1761 005c FFF7FEFF 		bl	HAL_XSPI_Receive
 1762              	.LVL130:
 867:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1763              		.loc 1 867 3 is_stmt 1 view .LVU601
 867:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1764              		.loc 1 867 6 is_stmt 0 view .LVU602
 1765 0060 0546     		mov	r5, r0
 1766 0062 10B1     		cbz	r0, .L98
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 60


 1767              	.L97:
 1768              	.LVL131:
 870:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1769              		.loc 1 870 5 is_stmt 1 view .LVU603
 870:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1770              		.loc 1 870 11 is_stmt 0 view .LVU604
 1771 0064 2068     		ldr	r0, [r4]
 1772 0066 FFF7FEFF 		bl	HAL_XSPI_Abort
 1773              	.LVL132:
 1774              	.L98:
 872:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 1775              		.loc 1 872 3 is_stmt 1 view .LVU605
 873:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1776              		.loc 1 873 1 is_stmt 0 view .LVU606
 1777 006a 2846     		mov	r0, r5
 1778 006c 14B0     		add	sp, sp, #80
 1779              	.LCFI33:
 1780              		.cfi_remember_state
 1781              		.cfi_def_cfa_offset 24
 1782              		@ sp needed
 1783 006e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1784              	.LVL133:
 1785              	.L100:
 1786              	.LCFI34:
 1787              		.cfi_restore_state
 843:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1788              		.loc 1 843 61 discriminator 1 view .LVU607
 1789 0072 119B     		ldr	r3, [sp, #68]
 843:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1790              		.loc 1 843 48 discriminator 1 view .LVU608
 1791 0074 B3F1006F 		cmp	r3, #134217728
 1792 0078 E1D1     		bne	.L94
 845:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1793              		.loc 1 845 5 is_stmt 1 view .LVU609
 845:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1794              		.loc 1 845 32 is_stmt 0 view .LVU610
 1795 007a 0023     		movs	r3, #0
 1796 007c 1193     		str	r3, [sp, #68]
 1797 007e E3E7     		b	.L95
 1798              	.L101:
 848:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1799              		.loc 1 848 42 discriminator 1 view .LVU611
 1800 0080 119B     		ldr	r3, [sp, #68]
 848:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1801              		.loc 1 848 29 discriminator 1 view .LVU612
 1802 0082 B3F1006F 		cmp	r3, #134217728
 1803 0086 DDD1     		bne	.L96
 850:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
 1804              		.loc 1 850 5 is_stmt 1 view .LVU613
 850:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
 1805              		.loc 1 850 32 is_stmt 0 view .LVU614
 1806 0088 0023     		movs	r3, #0
 1807 008a 1193     		str	r3, [sp, #68]
 851:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1808              		.loc 1 851 5 is_stmt 1 view .LVU615
 851:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1809              		.loc 1 851 32 is_stmt 0 view .LVU616
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 61


 1810 008c 1393     		str	r3, [sp, #76]
 1811 008e DBE7     		b	.L95
 1812              		.cfi_endproc
 1813              	.LFE872:
 1815              		.section	.text.SAL_XSPI_CheckStatusRegister,"ax",%progbits
 1816              		.align	1
 1817              		.global	SAL_XSPI_CheckStatusRegister
 1818              		.syntax unified
 1819              		.thumb
 1820              		.thumb_func
 1822              	SAL_XSPI_CheckStatusRegister:
 1823              	.LVL134:
 1824              	.LFB873:
 889:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 1825              		.loc 1 889 1 is_stmt 1 view -0
 1826              		.cfi_startproc
 1827              		@ args = 12, pretend = 0, frame = 96
 1828              		@ frame_needed = 0, uses_anonymous_args = 0
 889:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 1829              		.loc 1 889 1 is_stmt 0 view .LVU618
 1830 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1831              	.LCFI35:
 1832              		.cfi_def_cfa_offset 20
 1833              		.cfi_offset 4, -20
 1834              		.cfi_offset 5, -16
 1835              		.cfi_offset 6, -12
 1836              		.cfi_offset 7, -8
 1837              		.cfi_offset 14, -4
 1838 0002 99B0     		sub	sp, sp, #100
 1839              	.LCFI36:
 1840              		.cfi_def_cfa_offset 120
 1841 0004 0446     		mov	r4, r0
 1842 0006 0D46     		mov	r5, r1
 1843 0008 1746     		mov	r7, r2
 1844 000a 1E46     		mov	r6, r3
 890:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_AutoPollingTypeDef  s_config =
 1845              		.loc 1 890 3 is_stmt 1 view .LVU619
 890:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_AutoPollingTypeDef  s_config =
 1846              		.loc 1 890 26 is_stmt 0 view .LVU620
 1847 000c 4C22     		movs	r2, #76
 1848              	.LVL135:
 890:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_AutoPollingTypeDef  s_config =
 1849              		.loc 1 890 26 view .LVU621
 1850 000e 011D     		adds	r1, r0, #4
 1851              	.LVL136:
 890:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_AutoPollingTypeDef  s_config =
 1852              		.loc 1 890 26 view .LVU622
 1853 0010 05A8     		add	r0, sp, #20
 1854              	.LVL137:
 890:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_AutoPollingTypeDef  s_config =
 1855              		.loc 1 890 26 view .LVU623
 1856 0012 FFF7FEFF 		bl	memcpy
 1857              	.LVL138:
 891:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1858              		.loc 1 891 3 is_stmt 1 view .LVU624
 891:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1859              		.loc 1 891 28 is_stmt 0 view .LVU625
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 62


 1860 0016 0096     		str	r6, [sp]
 1861 0018 9DF87830 		ldrb	r3, [sp, #120]	@ zero_extendqisi2
 1862 001c 0193     		str	r3, [sp, #4]
 1863 001e 0026     		movs	r6, #0
 1864              	.LVL139:
 891:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1865              		.loc 1 891 28 view .LVU626
 1866 0020 0296     		str	r6, [sp, #8]
 1867 0022 4FF48003 		mov	r3, #4194304
 1868 0026 0393     		str	r3, [sp, #12]
 1869 0028 1023     		movs	r3, #16
 1870 002a 0493     		str	r3, [sp, #16]
 899:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1871              		.loc 1 899 3 is_stmt 1 view .LVU627
 902:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1872              		.loc 1 902 3 view .LVU628
 902:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1873              		.loc 1 902 27 is_stmt 0 view .LVU629
 1874 002c 2A46     		mov	r2, r5
 1875 002e 0999     		ldr	r1, [sp, #36]
 1876 0030 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 1877 0034 FFF7FEFF 		bl	XSPI_FormatCommand
 1878              	.LVL140:
 902:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1879              		.loc 1 902 25 discriminator 1 view .LVU630
 1880 0038 0790     		str	r0, [sp, #28]
 904:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode        = HAL_XSPI_DQS_DISABLE;
 1881              		.loc 1 904 3 is_stmt 1 view .LVU631
 904:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode        = HAL_XSPI_DQS_DISABLE;
 1882              		.loc 1 904 28 is_stmt 0 view .LVU632
 1883 003a 0123     		movs	r3, #1
 1884 003c 1493     		str	r3, [sp, #80]
 905:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1885              		.loc 1 905 3 is_stmt 1 view .LVU633
 905:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1886              		.loc 1 905 28 is_stmt 0 view .LVU634
 1887 003e 1796     		str	r6, [sp, #92]
 907:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1888              		.loc 1 907 3 is_stmt 1 view .LVU635
 907:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1889              		.loc 1 907 16 is_stmt 0 view .LVU636
 1890 0040 089B     		ldr	r3, [sp, #32]
 907:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1891              		.loc 1 907 6 view .LVU637
 1892 0042 012B     		cmp	r3, #1
 1893 0044 17D0     		beq	.L109
 1894              	.L103:
 916:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1895              		.loc 1 916 3 is_stmt 1 view .LVU638
 916:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1896              		.loc 1 916 16 is_stmt 0 view .LVU639
 1897 0046 139B     		ldr	r3, [sp, #76]
 916:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1898              		.loc 1 916 6 view .LVU640
 1899 0048 B3F1806F 		cmp	r3, #67108864
 1900 004c 19D0     		beq	.L110
 1901              	.L104:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 63


 930:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr == HAL_OK)
 1902              		.loc 1 930 3 is_stmt 1 view .LVU641
 930:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr == HAL_OK)
 1903              		.loc 1 930 10 is_stmt 0 view .LVU642
 1904 004e 6422     		movs	r2, #100
 1905 0050 05A9     		add	r1, sp, #20
 1906 0052 2068     		ldr	r0, [r4]
 1907 0054 FFF7FEFF 		bl	HAL_XSPI_Command
 1908              	.LVL141:
 931:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1909              		.loc 1 931 3 is_stmt 1 view .LVU643
 931:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1910              		.loc 1 931 6 is_stmt 0 view .LVU644
 1911 0058 0546     		mov	r5, r0
 1912              	.LVL142:
 931:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1913              		.loc 1 931 6 view .LVU645
 1914 005a 30B9     		cbnz	r0, .L106
 933:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_AUTOPOLLING(SalXspi->hxspi->Instance->DR, s_config.MatchValue, s_config.MatchMask)
 1915              		.loc 1 933 5 is_stmt 1 view .LVU646
 933:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_AUTOPOLLING(SalXspi->hxspi->Instance->DR, s_config.MatchValue, s_config.MatchMask)
 1916              		.loc 1 933 12 is_stmt 0 view .LVU647
 1917 005c 209A     		ldr	r2, [sp, #128]
 1918 005e 6946     		mov	r1, sp
 1919 0060 2068     		ldr	r0, [r4]
 1920              	.LVL143:
 933:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     DEBUG_AUTOPOLLING(SalXspi->hxspi->Instance->DR, s_config.MatchValue, s_config.MatchMask)
 1921              		.loc 1 933 12 view .LVU648
 1922 0062 FFF7FEFF 		bl	HAL_XSPI_AutoPolling
 1923              	.LVL144:
 937:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1924              		.loc 1 937 3 is_stmt 1 view .LVU649
 937:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 1925              		.loc 1 937 6 is_stmt 0 view .LVU650
 1926 0066 0546     		mov	r5, r0
 1927 0068 10B1     		cbz	r0, .L107
 1928              	.L106:
 1929              	.LVL145:
 940:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1930              		.loc 1 940 5 is_stmt 1 view .LVU651
 940:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1931              		.loc 1 940 11 is_stmt 0 view .LVU652
 1932 006a 2068     		ldr	r0, [r4]
 1933 006c FFF7FEFF 		bl	HAL_XSPI_Abort
 1934              	.LVL146:
 1935              	.L107:
 942:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 1936              		.loc 1 942 3 is_stmt 1 view .LVU653
 943:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 1937              		.loc 1 943 1 is_stmt 0 view .LVU654
 1938 0070 2846     		mov	r0, r5
 1939 0072 19B0     		add	sp, sp, #100
 1940              	.LCFI37:
 1941              		.cfi_remember_state
 1942              		.cfi_def_cfa_offset 20
 1943              		@ sp needed
 1944 0074 F0BD     		pop	{r4, r5, r6, r7, pc}
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 64


 1945              	.LVL147:
 1946              	.L109:
 1947              	.LCFI38:
 1948              		.cfi_restore_state
 910:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressMode = HAL_XSPI_DATA_NONE;
 1949              		.loc 1 910 5 is_stmt 1 view .LVU655
 910:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressMode = HAL_XSPI_DATA_NONE;
 1950              		.loc 1 910 27 is_stmt 0 view .LVU656
 1951 0076 4FF08073 		mov	r3, #16777216
 1952 007a 1393     		str	r3, [sp, #76]
 911:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles = 0u;
 1953              		.loc 1 911 5 is_stmt 1 view .LVU657
 911:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.DummyCycles = 0u;
 1954              		.loc 1 911 27 is_stmt 0 view .LVU658
 1955 007c 0C96     		str	r6, [sp, #48]
 912:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1956              		.loc 1 912 5 is_stmt 1 view .LVU659
 912:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1957              		.loc 1 912 27 is_stmt 0 view .LVU660
 1958 007e 1696     		str	r6, [sp, #88]
 1959 0080 E1E7     		b	.L103
 1960              	.L110:
 919:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1961              		.loc 1 919 5 is_stmt 1 view .LVU661
 919:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1962              		.loc 1 919 8 is_stmt 0 view .LVU662
 1963 0082 9DF87C30 		ldrb	r3, [sp, #124]	@ zero_extendqisi2
 1964 0086 C22B     		cmp	r3, #194
 1965 0088 07D0     		beq	.L111
 1966              	.L105:
 924:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
 1967              		.loc 1 924 5 is_stmt 1 view .LVU663
 924:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
 1968              		.loc 1 924 30 is_stmt 0 view .LVU664
 1969 008a 4FF48063 		mov	r3, #1024
 1970 008e 0C93     		str	r3, [sp, #48]
 925:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.Address        = Address;
 1971              		.loc 1 925 5 is_stmt 1 view .LVU665
 925:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     s_command.Address        = Address;
 1972              		.loc 1 925 30 is_stmt 0 view .LVU666
 1973 0090 4FF44053 		mov	r3, #12288
 1974 0094 0D93     		str	r3, [sp, #52]
 926:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1975              		.loc 1 926 5 is_stmt 1 view .LVU667
 926:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 1976              		.loc 1 926 30 is_stmt 0 view .LVU668
 1977 0096 0B97     		str	r7, [sp, #44]
 1978 0098 D9E7     		b	.L104
 1979              	.L111:
 919:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1980              		.loc 1 919 63 discriminator 1 view .LVU669
 1981 009a 159B     		ldr	r3, [sp, #84]
 919:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
 1982              		.loc 1 919 50 discriminator 1 view .LVU670
 1983 009c B3F1006F 		cmp	r3, #134217728
 1984 00a0 F3D1     		bne	.L105
 921:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_DISABLE;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 65


 1985              		.loc 1 921 7 is_stmt 1 view .LVU671
 921:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_DISABLE;
 1986              		.loc 1 921 32 is_stmt 0 view .LVU672
 1987 00a2 4FF00053 		mov	r3, #536870912
 1988 00a6 1793     		str	r3, [sp, #92]
 922:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 1989              		.loc 1 922 7 is_stmt 1 view .LVU673
 922:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
 1990              		.loc 1 922 32 is_stmt 0 view .LVU674
 1991 00a8 0023     		movs	r3, #0
 1992 00aa 1593     		str	r3, [sp, #84]
 1993 00ac EDE7     		b	.L105
 1994              		.cfi_endproc
 1995              	.LFE873:
 1997              		.section	.text.SAL_XSPI_ConfigureWrappMode,"ax",%progbits
 1998              		.align	1
 1999              		.global	SAL_XSPI_ConfigureWrappMode
 2000              		.syntax unified
 2001              		.thumb
 2002              		.thumb_func
 2004              	SAL_XSPI_ConfigureWrappMode:
 2005              	.LVL148:
 2006              	.LFB874:
 953:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2007              		.loc 1 953 1 is_stmt 1 view -0
 2008              		.cfi_startproc
 2009              		@ args = 0, pretend = 0, frame = 80
 2010              		@ frame_needed = 0, uses_anonymous_args = 0
 953:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2011              		.loc 1 953 1 is_stmt 0 view .LVU676
 2012 0000 70B5     		push	{r4, r5, r6, lr}
 2013              	.LCFI39:
 2014              		.cfi_def_cfa_offset 16
 2015              		.cfi_offset 4, -16
 2016              		.cfi_offset 5, -12
 2017              		.cfi_offset 6, -8
 2018              		.cfi_offset 14, -4
 2019 0002 94B0     		sub	sp, sp, #80
 2020              	.LCFI40:
 2021              		.cfi_def_cfa_offset 96
 2022 0004 0446     		mov	r4, r0
 2023 0006 0E46     		mov	r6, r1
 2024 0008 1546     		mov	r5, r2
 954:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 2025              		.loc 1 954 3 is_stmt 1 view .LVU677
 955:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2026              		.loc 1 955 3 view .LVU678
 955:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2027              		.loc 1 955 26 is_stmt 0 view .LVU679
 2028 000a 4C22     		movs	r2, #76
 2029              	.LVL149:
 955:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2030              		.loc 1 955 26 view .LVU680
 2031 000c 011D     		adds	r1, r0, #4
 2032              	.LVL150:
 955:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2033              		.loc 1 955 26 view .LVU681
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 66


 2034 000e 01A8     		add	r0, sp, #4
 2035              	.LVL151:
 955:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2036              		.loc 1 955 26 view .LVU682
 2037 0010 FFF7FEFF 		bl	memcpy
 2038              	.LVL152:
 958:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 2039              		.loc 1 958 3 is_stmt 1 view .LVU683
 958:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 2040              		.loc 1 958 27 is_stmt 0 view .LVU684
 2041 0014 0323     		movs	r3, #3
 2042 0016 0193     		str	r3, [sp, #4]
 959:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = WrapDummy;
 2043              		.loc 1 959 3 is_stmt 1 view .LVU685
 959:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = WrapDummy;
 2044              		.loc 1 959 27 is_stmt 0 view .LVU686
 2045 0018 3246     		mov	r2, r6
 2046 001a 0599     		ldr	r1, [sp, #20]
 2047 001c 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 2048 0020 FFF7FEFF 		bl	XSPI_FormatCommand
 2049              	.LVL153:
 959:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = WrapDummy;
 2050              		.loc 1 959 25 discriminator 1 view .LVU687
 2051 0024 0390     		str	r0, [sp, #12]
 960:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the read command */
 2052              		.loc 1 960 3 is_stmt 1 view .LVU688
 960:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the read command */
 2053              		.loc 1 960 25 is_stmt 0 view .LVU689
 2054 0026 1295     		str	r5, [sp, #72]
 962:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 2055              		.loc 1 962 3 is_stmt 1 view .LVU690
 962:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 2056              		.loc 1 962 10 is_stmt 0 view .LVU691
 2057 0028 6422     		movs	r2, #100
 2058 002a 01A9     		add	r1, sp, #4
 2059 002c 2068     		ldr	r0, [r4]
 2060 002e FFF7FEFF 		bl	HAL_XSPI_Command
 2061              	.LVL154:
 963:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2062              		.loc 1 963 3 is_stmt 1 view .LVU692
 963:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2063              		.loc 1 963 6 is_stmt 0 view .LVU693
 2064 0032 0546     		mov	r5, r0
 2065              	.LVL155:
 963:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2066              		.loc 1 963 6 view .LVU694
 2067 0034 10B9     		cbnz	r0, .L115
 2068              	.LVL156:
 2069              	.L113:
 974:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 2070              		.loc 1 974 3 is_stmt 1 view .LVU695
 975:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2071              		.loc 1 975 1 is_stmt 0 view .LVU696
 2072 0036 2846     		mov	r0, r5
 2073 0038 14B0     		add	sp, sp, #80
 2074              	.LCFI41:
 2075              		.cfi_remember_state
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 67


 2076              		.cfi_def_cfa_offset 16
 2077              		@ sp needed
 2078 003a 70BD     		pop	{r4, r5, r6, pc}
 2079              	.LVL157:
 2080              	.L115:
 2081              	.LCFI42:
 2082              		.cfi_restore_state
 965:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2083              		.loc 1 965 5 is_stmt 1 view .LVU697
 969:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2084              		.loc 1 969 3 view .LVU698
 972:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2085              		.loc 1 972 5 view .LVU699
 972:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2086              		.loc 1 972 11 is_stmt 0 view .LVU700
 2087 003c 2068     		ldr	r0, [r4]
 2088              	.LVL158:
 972:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2089              		.loc 1 972 11 view .LVU701
 2090 003e FFF7FEFF 		bl	HAL_XSPI_Abort
 2091              	.LVL159:
 2092 0042 F8E7     		b	.L113
 2093              		.cfi_endproc
 2094              	.LFE874:
 2096              		.section	.text.SAL_XSPI_EnableMapMode,"ax",%progbits
 2097              		.align	1
 2098              		.global	SAL_XSPI_EnableMapMode
 2099              		.syntax unified
 2100              		.thumb
 2101              		.thumb_func
 2103              	SAL_XSPI_EnableMapMode:
 2104              	.LVL160:
 2105              	.LFB875:
 988:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2106              		.loc 1 988 1 is_stmt 1 view -0
 2107              		.cfi_startproc
 2108              		@ args = 4, pretend = 0, frame = 96
 2109              		@ frame_needed = 0, uses_anonymous_args = 0
 988:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2110              		.loc 1 988 1 is_stmt 0 view .LVU703
 2111 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2112              	.LCFI43:
 2113              		.cfi_def_cfa_offset 20
 2114              		.cfi_offset 4, -20
 2115              		.cfi_offset 5, -16
 2116              		.cfi_offset 6, -12
 2117              		.cfi_offset 7, -8
 2118              		.cfi_offset 14, -4
 2119 0002 99B0     		sub	sp, sp, #100
 2120              	.LCFI44:
 2121              		.cfi_def_cfa_offset 120
 2122 0004 0446     		mov	r4, r0
 2123 0006 0E46     		mov	r6, r1
 2124 0008 1546     		mov	r5, r2
 2125 000a 1F46     		mov	r7, r3
 989:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 2126              		.loc 1 989 3 is_stmt 1 view .LVU704
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 68


 990:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 2127              		.loc 1 990 3 view .LVU705
 990:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 2128              		.loc 1 990 26 is_stmt 0 view .LVU706
 2129 000c 4C22     		movs	r2, #76
 2130              	.LVL161:
 990:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 2131              		.loc 1 990 26 view .LVU707
 2132 000e 011D     		adds	r1, r0, #4
 2133              	.LVL162:
 990:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 2134              		.loc 1 990 26 view .LVU708
 2135 0010 05A8     		add	r0, sp, #20
 2136              	.LVL163:
 990:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 2137              		.loc 1 990 26 view .LVU709
 2138 0012 FFF7FEFF 		bl	memcpy
 2139              	.LVL164:
 991:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2140              		.loc 1 991 3 is_stmt 1 view .LVU710
 991:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2141              		.loc 1 991 28 is_stmt 0 view .LVU711
 2142 0016 0020     		movs	r0, #0
 2143 0018 0190     		str	r0, [sp, #4]
 2144 001a 0290     		str	r0, [sp, #8]
 2145 001c 0390     		str	r0, [sp, #12]
 2146 001e 0490     		str	r0, [sp, #16]
 994:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 2147              		.loc 1 994 3 is_stmt 1 view .LVU712
 994:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 2148              		.loc 1 994 27 is_stmt 0 view .LVU713
 2149 0020 0123     		movs	r3, #1
 2150 0022 0593     		str	r3, [sp, #20]
 995:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = DummyRead;
 2151              		.loc 1 995 3 is_stmt 1 view .LVU714
 995:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = DummyRead;
 2152              		.loc 1 995 27 is_stmt 0 view .LVU715
 2153 0024 3246     		mov	r2, r6
 2154 0026 0999     		ldr	r1, [sp, #36]
 2155 0028 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 2156 002c FFF7FEFF 		bl	XSPI_FormatCommand
 2157              	.LVL165:
 995:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = DummyRead;
 2158              		.loc 1 995 25 discriminator 1 view .LVU716
 2159 0030 0790     		str	r0, [sp, #28]
 996:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the read command */
 2160              		.loc 1 996 3 is_stmt 1 view .LVU717
 996:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the read command */
 2161              		.loc 1 996 25 is_stmt 0 view .LVU718
 2162 0032 1695     		str	r5, [sp, #88]
 998:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 2163              		.loc 1 998 3 is_stmt 1 view .LVU719
 998:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 2164              		.loc 1 998 10 is_stmt 0 view .LVU720
 2165 0034 6422     		movs	r2, #100
 2166 0036 05A9     		add	r1, sp, #20
 2167 0038 2068     		ldr	r0, [r4]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 69


 2168 003a FFF7FEFF 		bl	HAL_XSPI_Command
 2169              	.LVL166:
 999:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2170              		.loc 1 999 3 is_stmt 1 view .LVU721
 999:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2171              		.loc 1 999 6 is_stmt 0 view .LVU722
 2172 003e 0546     		mov	r5, r0
 2173              	.LVL167:
 999:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2174              		.loc 1 999 6 view .LVU723
 2175 0040 28B1     		cbz	r0, .L120
 2176              	.L117:
 2177              	.LVL168:
1024:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2178              		.loc 1 1024 5 is_stmt 1 view .LVU724
1024:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2179              		.loc 1 1024 11 is_stmt 0 view .LVU725
 2180 0042 2068     		ldr	r0, [r4]
 2181 0044 FFF7FEFF 		bl	HAL_XSPI_Abort
 2182              	.LVL169:
 2183              	.L118:
1026:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 2184              		.loc 1 1026 3 is_stmt 1 view .LVU726
1027:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2185              		.loc 1 1027 1 is_stmt 0 view .LVU727
 2186 0048 2846     		mov	r0, r5
 2187 004a 19B0     		add	sp, sp, #100
 2188              	.LCFI45:
 2189              		.cfi_remember_state
 2190              		.cfi_def_cfa_offset 20
 2191              		@ sp needed
 2192 004c F0BD     		pop	{r4, r5, r6, r7, pc}
 2193              	.LVL170:
 2194              	.L120:
 2195              	.LCFI46:
 2196              		.cfi_restore_state
1005:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 2197              		.loc 1 1005 3 is_stmt 1 view .LVU728
1005:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 2198              		.loc 1 1005 31 is_stmt 0 view .LVU729
 2199 004e 0223     		movs	r3, #2
 2200 0050 0593     		str	r3, [sp, #20]
1006:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = DummyWrite;
 2201              		.loc 1 1006 3 is_stmt 1 view .LVU730
1006:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = DummyWrite;
 2202              		.loc 1 1006 27 is_stmt 0 view .LVU731
 2203 0052 3A46     		mov	r2, r7
 2204 0054 0999     		ldr	r1, [sp, #36]
 2205 0056 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 2206              	.LVL171:
1006:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = DummyWrite;
 2207              		.loc 1 1006 27 view .LVU732
 2208 005a FFF7FEFF 		bl	XSPI_FormatCommand
 2209              	.LVL172:
1006:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles = DummyWrite;
 2210              		.loc 1 1006 25 discriminator 1 view .LVU733
 2211 005e 0790     		str	r0, [sp, #28]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 70


1007:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the read command */
 2212              		.loc 1 1007 3 is_stmt 1 view .LVU734
1007:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   /* Configure the read command */
 2213              		.loc 1 1007 25 is_stmt 0 view .LVU735
 2214 0060 9DF87830 		ldrb	r3, [sp, #120]	@ zero_extendqisi2
 2215 0064 1693     		str	r3, [sp, #88]
1009:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 2216              		.loc 1 1009 3 is_stmt 1 view .LVU736
1009:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 2217              		.loc 1 1009 10 is_stmt 0 view .LVU737
 2218 0066 6422     		movs	r2, #100
 2219 0068 05A9     		add	r1, sp, #20
 2220 006a 2068     		ldr	r0, [r4]
 2221 006c FFF7FEFF 		bl	HAL_XSPI_Command
 2222              	.LVL173:
1010:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2223              		.loc 1 1010 3 is_stmt 1 view .LVU738
1010:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2224              		.loc 1 1010 6 is_stmt 0 view .LVU739
 2225 0070 0546     		mov	r5, r0
 2226 0072 0028     		cmp	r0, #0
 2227 0074 E5D1     		bne	.L117
1016:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   sMemMappedCfg.TimeoutPeriodClock = 0x50;
 2228              		.loc 1 1016 3 is_stmt 1 view .LVU740
1016:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   sMemMappedCfg.TimeoutPeriodClock = 0x50;
 2229              		.loc 1 1016 36 is_stmt 0 view .LVU741
 2230 0076 0023     		movs	r3, #0
 2231 0078 0193     		str	r3, [sp, #4]
1017:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_MemoryMapped(SalXspi->hxspi, &sMemMappedCfg);
 2232              		.loc 1 1017 3 is_stmt 1 view .LVU742
1017:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   retr = HAL_XSPI_MemoryMapped(SalXspi->hxspi, &sMemMappedCfg);
 2233              		.loc 1 1017 36 is_stmt 0 view .LVU743
 2234 007a 5023     		movs	r3, #80
 2235 007c 0293     		str	r3, [sp, #8]
1018:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2236              		.loc 1 1018 3 is_stmt 1 view .LVU744
1018:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2237              		.loc 1 1018 10 is_stmt 0 view .LVU745
 2238 007e 01A9     		add	r1, sp, #4
 2239 0080 2068     		ldr	r0, [r4]
 2240              	.LVL174:
1018:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2241              		.loc 1 1018 10 view .LVU746
 2242 0082 FFF7FEFF 		bl	HAL_XSPI_MemoryMapped
 2243              	.LVL175:
 2244              	.LDL3:
1021:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2245              		.loc 1 1021 3 is_stmt 1 view .LVU747
1021:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2246              		.loc 1 1021 6 is_stmt 0 view .LVU748
 2247 0086 0546     		mov	r5, r0
 2248 0088 0028     		cmp	r0, #0
 2249 008a DDD0     		beq	.L118
 2250 008c D9E7     		b	.L117
 2251              		.cfi_endproc
 2252              	.LFE875:
 2254              		.section	.text.XSPI_Transmit,"ax",%progbits
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 71


 2255              		.align	1
 2256              		.global	XSPI_Transmit
 2257              		.syntax unified
 2258              		.thumb
 2259              		.thumb_func
 2261              	XSPI_Transmit:
 2262              	.LVL176:
 2263              	.LFB880:
1129:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1130:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
1131:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief This function transmits the data
1132:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   *
1133:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI Handle
1134:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Data Data pointer
1135:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return Status of the command execution
1136:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
1137:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef XSPI_Transmit(SAL_XSPI_ObjectTypeDef *SalXspi, const uint8_t *Data)
1138:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 2264              		.loc 1 1138 1 is_stmt 1 view -0
 2265              		.cfi_startproc
 2266              		@ args = 0, pretend = 0, frame = 0
 2267              		@ frame_needed = 0, uses_anonymous_args = 0
 2268              		.loc 1 1138 1 is_stmt 0 view .LVU750
 2269 0000 08B5     		push	{r3, lr}
 2270              	.LCFI47:
 2271              		.cfi_def_cfa_offset 8
 2272              		.cfi_offset 3, -8
 2273              		.cfi_offset 14, -4
1139:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2274              		.loc 1 1139 3 is_stmt 1 view .LVU751
1140:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1141:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
1142:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (SalXspi->hxspi->hdmatx == NULL)
1143:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
1144:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1145:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Transmit data */
1146:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 2275              		.loc 1 1146 5 view .LVU752
 2276              		.loc 1 1146 12 is_stmt 0 view .LVU753
 2277 0002 6422     		movs	r2, #100
 2278 0004 0068     		ldr	r0, [r0]
 2279              	.LVL177:
 2280              		.loc 1 1146 12 view .LVU754
 2281 0006 FFF7FEFF 		bl	HAL_XSPI_Transmit
 2282              	.LVL178:
1147:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1148:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
1149:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else
1150:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1151:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Set completion call back */
1152:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     salXSPI_status = SALXSPI_TRANSFER_NONE;
1153:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1154:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Reception of the data */
1155:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = HAL_XSPI_Transmit_DMA(SalXspi->hxspi, (uint8_t *)Data);
1156:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1157:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     if (retr ==  HAL_OK)
1158:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 72


1159:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       /* Wait data reception completion */
1160:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       while (salXSPI_status == SALXSPI_TRANSFER_NONE);
1161:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       if (salXSPI_status == SALXSPI_TRANSFER_ERROR)
1162:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       {
1163:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         retr = HAL_ERROR;
1164:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
1165:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
1166:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1167:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
1168:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1169:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 2283              		.loc 1 1169 3 is_stmt 1 view .LVU755
1170:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 2284              		.loc 1 1170 1 is_stmt 0 view .LVU756
 2285 000a 08BD     		pop	{r3, pc}
 2286              		.cfi_endproc
 2287              	.LFE880:
 2289              		.section	.text.SAL_XSPI_Write,"ax",%progbits
 2290              		.align	1
 2291              		.global	SAL_XSPI_Write
 2292              		.syntax unified
 2293              		.thumb
 2294              		.thumb_func
 2296              	SAL_XSPI_Write:
 2297              	.LVL179:
 2298              	.LFB868:
 665:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2299              		.loc 1 665 1 is_stmt 1 view -0
 2300              		.cfi_startproc
 2301              		@ args = 4, pretend = 0, frame = 80
 2302              		@ frame_needed = 0, uses_anonymous_args = 0
 665:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2303              		.loc 1 665 1 is_stmt 0 view .LVU758
 2304 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2305              	.LCFI48:
 2306              		.cfi_def_cfa_offset 20
 2307              		.cfi_offset 4, -20
 2308              		.cfi_offset 5, -16
 2309              		.cfi_offset 6, -12
 2310              		.cfi_offset 7, -8
 2311              		.cfi_offset 14, -4
 2312 0002 95B0     		sub	sp, sp, #84
 2313              	.LCFI49:
 2314              		.cfi_def_cfa_offset 104
 2315 0004 0446     		mov	r4, r0
 2316 0006 0E46     		mov	r6, r1
 2317 0008 1546     		mov	r5, r2
 2318 000a 1F46     		mov	r7, r3
 666:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 2319              		.loc 1 666 3 is_stmt 1 view .LVU759
 667:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2320              		.loc 1 667 3 view .LVU760
 667:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2321              		.loc 1 667 26 is_stmt 0 view .LVU761
 2322 000c 4C22     		movs	r2, #76
 2323              	.LVL180:
 667:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 73


 2324              		.loc 1 667 26 view .LVU762
 2325 000e 011D     		adds	r1, r0, #4
 2326              	.LVL181:
 667:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2327              		.loc 1 667 26 view .LVU763
 2328 0010 01A8     		add	r0, sp, #4
 2329              	.LVL182:
 667:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2330              		.loc 1 667 26 view .LVU764
 2331 0012 FFF7FEFF 		bl	memcpy
 2332              	.LVL183:
 670:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2333              		.loc 1 670 3 is_stmt 1 view .LVU765
 670:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2334              		.loc 1 670 27 is_stmt 0 view .LVU766
 2335 0016 3246     		mov	r2, r6
 2336 0018 0599     		ldr	r1, [sp, #20]
 2337 001a 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 2338 001e FFF7FEFF 		bl	XSPI_FormatCommand
 2339              	.LVL184:
 670:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2340              		.loc 1 670 25 discriminator 1 view .LVU767
 2341 0022 0390     		str	r0, [sp, #12]
 672:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength        = DataSize;
 2342              		.loc 1 672 3 is_stmt 1 view .LVU768
 672:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength        = DataSize;
 2343              		.loc 1 672 31 is_stmt 0 view .LVU769
 2344 0024 0795     		str	r5, [sp, #28]
 673:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles       = 0u;
 2345              		.loc 1 673 3 is_stmt 1 view .LVU770
 673:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DummyCycles       = 0u;
 2346              		.loc 1 673 31 is_stmt 0 view .LVU771
 2347 0026 1A9B     		ldr	r3, [sp, #104]
 2348 0028 1093     		str	r3, [sp, #64]
 674:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
 2349              		.loc 1 674 3 is_stmt 1 view .LVU772
 674:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
 2350              		.loc 1 674 31 is_stmt 0 view .LVU773
 2351 002a 0023     		movs	r3, #0
 2352 002c 1293     		str	r3, [sp, #72]
 675:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2353              		.loc 1 675 3 is_stmt 1 view .LVU774
 675:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2354              		.loc 1 675 31 is_stmt 0 view .LVU775
 2355 002e 1393     		str	r3, [sp, #76]
 678:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (HAL_OK != retr)
 2356              		.loc 1 678 3 is_stmt 1 view .LVU776
 678:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (HAL_OK != retr)
 2357              		.loc 1 678 10 is_stmt 0 view .LVU777
 2358 0030 6422     		movs	r2, #100
 2359 0032 01A9     		add	r1, sp, #4
 2360 0034 2068     		ldr	r0, [r4]
 2361 0036 FFF7FEFF 		bl	HAL_XSPI_Command
 2362              	.LVL185:
 679:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2363              		.loc 1 679 3 is_stmt 1 view .LVU778
 679:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 74


 2364              		.loc 1 679 6 is_stmt 0 view .LVU779
 2365 003a 0546     		mov	r5, r0
 2366              	.LVL186:
 679:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2367              		.loc 1 679 6 view .LVU780
 2368 003c 28B1     		cbz	r0, .L127
 2369              	.L124:
 2370              	.LVL187:
 691:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2371              		.loc 1 691 5 is_stmt 1 view .LVU781
 691:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2372              		.loc 1 691 11 is_stmt 0 view .LVU782
 2373 003e 2068     		ldr	r0, [r4]
 2374 0040 FFF7FEFF 		bl	HAL_XSPI_Abort
 2375              	.LVL188:
 2376              	.L125:
 693:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 2377              		.loc 1 693 3 is_stmt 1 view .LVU783
 694:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2378              		.loc 1 694 1 is_stmt 0 view .LVU784
 2379 0044 2846     		mov	r0, r5
 2380 0046 15B0     		add	sp, sp, #84
 2381              	.LCFI50:
 2382              		.cfi_remember_state
 2383              		.cfi_def_cfa_offset 20
 2384              		@ sp needed
 2385 0048 F0BD     		pop	{r4, r5, r6, r7, pc}
 2386              	.LVL189:
 2387              	.L127:
 2388              	.LCFI51:
 2389              		.cfi_restore_state
 685:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2390              		.loc 1 685 3 is_stmt 1 view .LVU785
 685:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2391              		.loc 1 685 10 is_stmt 0 view .LVU786
 2392 004a 3946     		mov	r1, r7
 2393 004c 2046     		mov	r0, r4
 2394              	.LVL190:
 685:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2395              		.loc 1 685 10 view .LVU787
 2396 004e FFF7FEFF 		bl	XSPI_Transmit
 2397              	.LVL191:
 2398              	.LDL4:
 688:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2399              		.loc 1 688 3 is_stmt 1 view .LVU788
 688:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2400              		.loc 1 688 6 is_stmt 0 view .LVU789
 2401 0052 0546     		mov	r5, r0
 2402 0054 0028     		cmp	r0, #0
 2403 0056 F5D0     		beq	.L125
 2404 0058 F1E7     		b	.L124
 2405              		.cfi_endproc
 2406              	.LFE868:
 2408              		.section	.text.XSPI_Receive,"ax",%progbits
 2409              		.align	1
 2410              		.global	XSPI_Receive
 2411              		.syntax unified
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 75


 2412              		.thumb
 2413              		.thumb_func
 2415              	XSPI_Receive:
 2416              	.LVL192:
 2417              	.LFB881:
1171:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1172:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** /**
1173:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @brief Start data reception in polling mode or DMA
1174:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   *
1175:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param SalXspi SAL XSPI Handle
1176:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @param Data Data pointer
1177:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   * @return Status of the command execution
1178:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   */
1179:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** HAL_StatusTypeDef XSPI_Receive(SAL_XSPI_ObjectTypeDef *SalXspi,  uint8_t *Data)
1180:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** {
 2418              		.loc 1 1180 1 is_stmt 1 view -0
 2419              		.cfi_startproc
 2420              		@ args = 0, pretend = 0, frame = 0
 2421              		@ frame_needed = 0, uses_anonymous_args = 0
 2422              		.loc 1 1180 1 is_stmt 0 view .LVU791
 2423 0000 08B5     		push	{r3, lr}
 2424              	.LCFI52:
 2425              		.cfi_def_cfa_offset 8
 2426              		.cfi_offset 3, -8
 2427              		.cfi_offset 14, -4
1181:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2428              		.loc 1 1181 3 is_stmt 1 view .LVU792
1182:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1183:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
1184:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (SalXspi->hxspi->hdmarx == NULL)
1185:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
1186:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1187:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Reception of the data */
1188:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 2429              		.loc 1 1188 5 view .LVU793
 2430              		.loc 1 1188 12 is_stmt 0 view .LVU794
 2431 0002 6422     		movs	r2, #100
 2432 0004 0068     		ldr	r0, [r0]
 2433              	.LVL193:
 2434              		.loc 1 1188 12 view .LVU795
 2435 0006 FFF7FEFF 		bl	HAL_XSPI_Receive
 2436              	.LVL194:
1189:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1190:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
1191:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   else
1192:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
1193:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Set completion call back */
1194:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     salXSPI_status = SALXSPI_TRANSFER_NONE;
1195:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1196:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     /* Reception of the data */
1197:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     retr = HAL_XSPI_Receive_DMA(SalXspi->hxspi, Data);
1198:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
1199:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     if (retr ==  HAL_OK)
1200:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     {
1201:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       /* Wait data completion */
1202:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       while (salXSPI_status == SALXSPI_TRANSFER_NONE);
1203:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       if (salXSPI_status == SALXSPI_TRANSFER_ERROR)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 76


1204:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       {
1205:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****         retr = HAL_ERROR;
1206:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       }
1207:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****     }
1208:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
1209:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** #endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
1210:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   return retr;
 2437              		.loc 1 1210 3 is_stmt 1 view .LVU796
1211:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 2438              		.loc 1 1211 1 is_stmt 0 view .LVU797
 2439 000a 08BD     		pop	{r3, pc}
 2440              		.cfi_endproc
 2441              	.LFE881:
 2443              		.section	.text.SAL_XSPI_Read,"ax",%progbits
 2444              		.align	1
 2445              		.global	SAL_XSPI_Read
 2446              		.syntax unified
 2447              		.thumb
 2448              		.thumb_func
 2450              	SAL_XSPI_Read:
 2451              	.LVL195:
 2452              	.LFB867:
 602:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2453              		.loc 1 602 1 is_stmt 1 view -0
 2454              		.cfi_startproc
 2455              		@ args = 4, pretend = 0, frame = 80
 2456              		@ frame_needed = 0, uses_anonymous_args = 0
 602:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   HAL_StatusTypeDef retr;
 2457              		.loc 1 602 1 is_stmt 0 view .LVU799
 2458 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2459              	.LCFI53:
 2460              		.cfi_def_cfa_offset 20
 2461              		.cfi_offset 4, -20
 2462              		.cfi_offset 5, -16
 2463              		.cfi_offset 6, -12
 2464              		.cfi_offset 7, -8
 2465              		.cfi_offset 14, -4
 2466 0002 95B0     		sub	sp, sp, #84
 2467              	.LCFI54:
 2468              		.cfi_def_cfa_offset 104
 2469 0004 0446     		mov	r4, r0
 2470 0006 0E46     		mov	r6, r1
 2471 0008 1546     		mov	r5, r2
 2472 000a 1F46     		mov	r7, r3
 603:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 2473              		.loc 1 603 3 is_stmt 1 view .LVU800
 604:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2474              		.loc 1 604 3 view .LVU801
 604:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2475              		.loc 1 604 26 is_stmt 0 view .LVU802
 2476 000c 4C22     		movs	r2, #76
 2477              	.LVL196:
 604:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2478              		.loc 1 604 26 view .LVU803
 2479 000e 011D     		adds	r1, r0, #4
 2480              	.LVL197:
 604:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 77


 2481              		.loc 1 604 26 view .LVU804
 2482 0010 01A8     		add	r0, sp, #4
 2483              	.LVL198:
 604:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2484              		.loc 1 604 26 view .LVU805
 2485 0012 FFF7FEFF 		bl	memcpy
 2486              	.LVL199:
 607:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2487              		.loc 1 607 3 is_stmt 1 view .LVU806
 607:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2488              		.loc 1 607 27 is_stmt 0 view .LVU807
 2489 0016 3246     		mov	r2, r6
 2490 0018 0599     		ldr	r1, [sp, #20]
 2491 001a 94F85000 		ldrb	r0, [r4, #80]	@ zero_extendqisi2
 2492 001e FFF7FEFF 		bl	XSPI_FormatCommand
 2493              	.LVL200:
 607:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2494              		.loc 1 607 25 discriminator 1 view .LVU808
 2495 0022 0390     		str	r0, [sp, #12]
 609:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength        = DataSize;
 2496              		.loc 1 609 3 is_stmt 1 view .LVU809
 609:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   s_command.DataLength        = DataSize;
 2497              		.loc 1 609 31 is_stmt 0 view .LVU810
 2498 0024 0795     		str	r5, [sp, #28]
 610:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2499              		.loc 1 610 3 is_stmt 1 view .LVU811
 610:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2500              		.loc 1 610 31 is_stmt 0 view .LVU812
 2501 0026 1A9B     		ldr	r3, [sp, #104]
 2502 0028 1093     		str	r3, [sp, #64]
 613:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2503              		.loc 1 613 3 is_stmt 1 view .LVU813
 613:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2504              		.loc 1 613 18 is_stmt 0 view .LVU814
 2505 002a 94F85230 		ldrb	r3, [r4, #82]	@ zero_extendqisi2
 613:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2506              		.loc 1 613 3 view .LVU815
 2507 002e 022B     		cmp	r3, #2
 2508 0030 1DD0     		beq	.L131
 2509 0032 052B     		cmp	r3, #5
 2510 0034 05D0     		beq	.L132
 2511 0036 012B     		cmp	r3, #1
 2512 0038 0CD1     		bne	.L134
 627:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 2513              		.loc 1 627 7 is_stmt 1 view .LVU816
 627:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 2514              		.loc 1 627 32 is_stmt 0 view .LVU817
 2515 003a 4FF00073 		mov	r3, #33554432
 2516 003e 0F93     		str	r3, [sp, #60]
 628:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2517              		.loc 1 628 7 is_stmt 1 view .LVU818
 2518 0040 08E0     		b	.L134
 2519              	.L132:
 616:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_ENABLE;
 2520              		.loc 1 616 7 view .LVU819
 616:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_ENABLE;
 2521              		.loc 1 616 32 is_stmt 0 view .LVU820
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 78


 2522 0042 4FF40063 		mov	r3, #2048
 2523 0046 0A93     		str	r3, [sp, #40]
 617:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DummyCycles    = SalXspi->DTRDummyCycle;
 2524              		.loc 1 617 7 is_stmt 1 view .LVU821
 617:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DummyCycles    = SalXspi->DTRDummyCycle;
 2525              		.loc 1 617 32 is_stmt 0 view .LVU822
 2526 0048 4FF00063 		mov	r3, #134217728
 2527 004c 1193     		str	r3, [sp, #68]
 618:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 2528              		.loc 1 618 7 is_stmt 1 view .LVU823
 618:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 2529              		.loc 1 618 41 is_stmt 0 view .LVU824
 2530 004e 94F85330 		ldrb	r3, [r4, #83]	@ zero_extendqisi2
 618:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 2531              		.loc 1 618 32 view .LVU825
 2532 0052 1293     		str	r3, [sp, #72]
 619:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2533              		.loc 1 619 7 is_stmt 1 view .LVU826
 2534              	.L134:
 636:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 2535              		.loc 1 636 3 view .LVU827
 636:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   if (retr  != HAL_OK)
 2536              		.loc 1 636 10 is_stmt 0 view .LVU828
 2537 0054 6422     		movs	r2, #100
 2538 0056 01A9     		add	r1, sp, #4
 2539 0058 2068     		ldr	r0, [r4]
 2540 005a FFF7FEFF 		bl	HAL_XSPI_Command
 2541              	.LVL201:
 637:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2542              		.loc 1 637 3 is_stmt 1 view .LVU829
 637:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2543              		.loc 1 637 6 is_stmt 0 view .LVU830
 2544 005e 0546     		mov	r5, r0
 2545              	.LVL202:
 637:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2546              		.loc 1 637 6 view .LVU831
 2547 0060 60B1     		cbz	r0, .L138
 2548              	.L135:
 2549              	.LVL203:
 649:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2550              		.loc 1 649 5 is_stmt 1 view .LVU832
 649:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   }
 2551              		.loc 1 649 11 is_stmt 0 view .LVU833
 2552 0062 2068     		ldr	r0, [r4]
 2553 0064 FFF7FEFF 		bl	HAL_XSPI_Abort
 2554              	.LVL204:
 2555              	.L136:
 651:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** }
 2556              		.loc 1 651 3 is_stmt 1 view .LVU834
 652:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2557              		.loc 1 652 1 is_stmt 0 view .LVU835
 2558 0068 2846     		mov	r0, r5
 2559 006a 15B0     		add	sp, sp, #84
 2560              	.LCFI55:
 2561              		.cfi_remember_state
 2562              		.cfi_def_cfa_offset 20
 2563              		@ sp needed
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 79


 2564 006c F0BD     		pop	{r4, r5, r6, r7, pc}
 2565              	.LVL205:
 2566              	.L131:
 2567              	.LCFI56:
 2568              		.cfi_restore_state
 622:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataMode       = HAL_XSPI_DATA_2_LINES;
 2569              		.loc 1 622 7 is_stmt 1 view .LVU836
 622:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       s_command.DataMode       = HAL_XSPI_DATA_2_LINES;
 2570              		.loc 1 622 32 is_stmt 0 view .LVU837
 2571 006e 4FF40073 		mov	r3, #512
 2572 0072 0893     		str	r3, [sp, #32]
 623:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 2573              		.loc 1 623 7 is_stmt 1 view .LVU838
 623:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****       break;
 2574              		.loc 1 623 32 is_stmt 0 view .LVU839
 2575 0074 4FF00073 		mov	r3, #33554432
 2576 0078 0F93     		str	r3, [sp, #60]
 624:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2577              		.loc 1 624 7 is_stmt 1 view .LVU840
 2578 007a EBE7     		b	.L134
 2579              	.LVL206:
 2580              	.L138:
 643:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2581              		.loc 1 643 3 view .LVU841
 643:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2582              		.loc 1 643 10 is_stmt 0 view .LVU842
 2583 007c 3946     		mov	r1, r7
 2584 007e 2046     		mov	r0, r4
 2585              	.LVL207:
 643:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c **** 
 2586              		.loc 1 643 10 view .LVU843
 2587 0080 FFF7FEFF 		bl	XSPI_Receive
 2588              	.LVL208:
 2589              	.LDL5:
 646:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2590              		.loc 1 646 3 is_stmt 1 view .LVU844
 646:../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi.c ****   {
 2591              		.loc 1 646 6 is_stmt 0 view .LVU845
 2592 0084 0546     		mov	r5, r0
 2593 0086 0028     		cmp	r0, #0
 2594 0088 EED0     		beq	.L136
 2595 008a EAE7     		b	.L135
 2596              		.cfi_endproc
 2597              	.LFE867:
 2599              		.text
 2600              	.Letext0:
 2601              		.file 3 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 2602              		.file 4 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 2603              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 2604              		.file 6 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_def.h"
 2605              		.file 7 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dma.h"
 2606              		.file 8 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dma_ex.h"
 2607              		.file 9 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_xspi.h"
 2608              		.file 10 "../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi_type.h"
 2609              		.file 11 "<built-in>"
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s 			page 80


DEFINED SYMBOLS
                            *ABS*:00000000 stm32_sal_xspi.c
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:26     .text.SAL_XSPI_SetClock:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:32     .text.SAL_XSPI_SetClock:00000000 SAL_XSPI_SetClock
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:121    .text.SAL_XSPI_Init:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:127    .text.SAL_XSPI_Init:00000000 SAL_XSPI_Init
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:200    .text.SAL_XSPI_MemoryConfig:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:206    .text.SAL_XSPI_MemoryConfig:00000000 SAL_XSPI_MemoryConfig
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:247    .text.SAL_XSPI_MemoryConfig:0000001e $d
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:252    .text.SAL_XSPI_MemoryConfig:00000028 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:267    .text.SAL_XSPI_MemoryConfig:00000038 $d
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:279    .text.SAL_XSPI_MemoryConfig:00000044 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:708    .text.SAL_XSPI_DisableMapMode:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:714    .text.SAL_XSPI_DisableMapMode:00000000 SAL_XSPI_DisableMapMode
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:755    .text.SAL_XSPI_UpdateMemoryType:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:761    .text.SAL_XSPI_UpdateMemoryType:00000000 SAL_XSPI_UpdateMemoryType
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:833    .text.SAL_XSPI_Abort:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:839    .text.SAL_XSPI_Abort:00000000 SAL_XSPI_Abort
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:865    .text.XSPI_FormatCommand:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:871    .text.XSPI_FormatCommand:00000000 XSPI_FormatCommand
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:924    .text.SAL_XSPI_GetSFDP:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:930    .text.SAL_XSPI_GetSFDP:00000000 SAL_XSPI_GetSFDP
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1074   .text.SAL_XSPI_GetId:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1080   .text.SAL_XSPI_GetId:00000000 SAL_XSPI_GetId
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1283   .text.SAL_XSPI_CommandSendAddress:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1289   .text.SAL_XSPI_CommandSendAddress:00000000 SAL_XSPI_CommandSendAddress
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1400   .text.SAL_XSPI_CommandSendData:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1406   .text.SAL_XSPI_CommandSendData:00000000 SAL_XSPI_CommandSendData
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1530   .text.SAL_XSPI_SendReadCommand:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1536   .text.SAL_XSPI_SendReadCommand:00000000 SAL_XSPI_SendReadCommand
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1660   .text.SAL_XSPI_CommandSendReadAddress:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1666   .text.SAL_XSPI_CommandSendReadAddress:00000000 SAL_XSPI_CommandSendReadAddress
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1816   .text.SAL_XSPI_CheckStatusRegister:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1822   .text.SAL_XSPI_CheckStatusRegister:00000000 SAL_XSPI_CheckStatusRegister
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:1998   .text.SAL_XSPI_ConfigureWrappMode:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2004   .text.SAL_XSPI_ConfigureWrappMode:00000000 SAL_XSPI_ConfigureWrappMode
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2097   .text.SAL_XSPI_EnableMapMode:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2103   .text.SAL_XSPI_EnableMapMode:00000000 SAL_XSPI_EnableMapMode
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2255   .text.XSPI_Transmit:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2261   .text.XSPI_Transmit:00000000 XSPI_Transmit
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2290   .text.SAL_XSPI_Write:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2296   .text.SAL_XSPI_Write:00000000 SAL_XSPI_Write
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2409   .text.XSPI_Receive:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2415   .text.XSPI_Receive:00000000 XSPI_Receive
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2444   .text.SAL_XSPI_Read:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccn9FF0d.s:2450   .text.SAL_XSPI_Read:00000000 SAL_XSPI_Read

UNDEFINED SYMBOLS
memset
memcpy
HAL_XSPI_Abort
HAL_XSPI_Command
HAL_XSPI_Receive
HAL_XSPI_Transmit
HAL_XSPI_AutoPolling
HAL_XSPI_MemoryMapped
