Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 3DCF4A6EB62
	for <lists+amd-gfx@lfdr.de>; Tue, 25 Mar 2025 09:21:43 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 9C3F410E506;
	Tue, 25 Mar 2025 08:21:39 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="CH/TZElv";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-ed1-f53.google.com (mail-ed1-f53.google.com
 [209.85.208.53])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 15D3610E26E
 for <amd-gfx@lists.freedesktop.org>; Mon, 24 Mar 2025 15:14:33 +0000 (UTC)
Received: by mail-ed1-f53.google.com with SMTP id
 4fb4d7f45d1cf-5e5deb6482cso10810721a12.1
 for <amd-gfx@lists.freedesktop.org>; Mon, 24 Mar 2025 08:14:32 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1742829270; x=1743434070; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=dR69isbXk2V6hEvFR7ctyfz3vb0PowjU2s8CKPggaxc=;
 b=CH/TZElvzY7d7ZAj/vxlyMvhtnhE/0ZXxiry6L6tiuVMCPiYUWIkr8xaGYONo2NqnL
 2al4B2vamScZckVhBm9ua7Xe0DzLXeY9TMIuMWy+XAa5TT7+Q06txqI2bKBljjKwhVXg
 7pAlMCSh75hYvdBXLdnL7lyrPHq8xQ4/MozuaUGaQnUNQkQZfhrBKXZ8RVmVrihVqA2U
 m8Wq4kNPT3B53jiBk9VGWaDTQqxqSTgJNYk7kjWJ2rErC0i971ui47OgXtHf1LFTBYBw
 5/OXnlYe3byym5SdKFqhp41yhKWcS3TY/2mdJlJU3o1gAjzMo+6Iyc37dDyxOSgGNw8X
 pegg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1742829270; x=1743434070;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=dR69isbXk2V6hEvFR7ctyfz3vb0PowjU2s8CKPggaxc=;
 b=eZU160fj8bqrLZv+tWahJ68MyeBBdAShaumUqM2dDiHqnbLpuEq5XGwNn7Uxol+A2A
 LaO1gUuXB72t5yCaOHXjwVJBRCLTWC64IJ2aphe5R1284RWszXhCsJaKh/1am2xIUvj0
 Q/8g7Wh3VIOXF31PzvUPqA0y8EypOx0rwqkXQNuc4tfsazLpqDCd1Ih70iPiJQ3caHwk
 ZJSnhEFQrUTsScjBq//0vm1jf6AvdxnplSQbWM+Co6PpMcsQkCxeXfiteZ1D8TKGcE9F
 fg1b27xs0skyDx8GOjmq3EoIZpZDzwTs2zMem+Av9pqF1eK+p8vx+0WyPQND4btaz+5I
 M9Qw==
X-Gm-Message-State: AOJu0YzsfZhJlhTNsYGDD9GQe4oj00DbdP4Me1VkqoA3E+IYyV5T2CFk
 RRL74IBEE9V64btGdIwYedIUHJiIWF+/oI9ZEhYKm9844W3mUaETnvUdII6G5r05JNURMHreWfk
 4eYClyIrAv77aUmVRYirEiXPknq+rGSzp5TLmvw==
X-Gm-Gg: ASbGncsZza8I7DayvrL2TkkJmLfZWLwXbmNYH9LOnle9sTju8Fs9IaAXzA5Lc75PONo
 DztLC49FP36KfGF6JjOa8xOXS9AIPVAIf9HYmkzl6JQg2eWONUiU/Pg46KNlye2bajtOXqaG6Fv
 CvboHt2O24r3poXzwkkzJ4Z7yMMH4=
X-Google-Smtp-Source: AGHT+IHlMg9QddWUBNWbcadUDcYQiEJ6jar27U/2SrtM+H1KAj8cxSGv+/GCnLihDjVWc7iOo/JkDlZyQ2BoEkTyZdA=
X-Received: by 2002:a05:6402:51d0:b0:5e7:87ea:b18c with SMTP id
 4fb4d7f45d1cf-5ebcce441f8mr12635643a12.15.1742829270289; Mon, 24 Mar 2025
 08:14:30 -0700 (PDT)
MIME-Version: 1.0
References: <0b7e373b-ef2d-4243-a5a0-5ffd9d97cf74@gmail.com>
 <CADnq5_PgeZtepU-emKHQKdSh2H-kiLu4KpK0LxVgKks35NTf6w@mail.gmail.com>
 <CAAQb4tapVTvteA7b13+sLSxHVPKNUbaEtEhw_of8RqVjibgesg@mail.gmail.com>
 <CADnq5_OxuUhK4Hvit757HCnJ-wJi8VLvczXYRU6qGfo2VOZ2Yg@mail.gmail.com>
In-Reply-To: <CADnq5_OxuUhK4Hvit757HCnJ-wJi8VLvczXYRU6qGfo2VOZ2Yg@mail.gmail.com>
From: Sergey Kovalenko <seryoga.engineering@gmail.com>
Date: Mon, 24 Mar 2025 17:14:19 +0200
X-Gm-Features: AQ5f1JoBTwZb5HLsaQBQ61QIWGNYZ2QG_8Bb9QYf_MfCUeTJf7Q5cW260tB9i0A
Message-ID: <CAAQb4tZ_qmwmRxWbzzunJKRFVrWoB5iWbDbnOwDZufo-ng8qDA@mail.gmail.com>
Subject: Re: [PATCH] drm/amdgpu: Add GFXOFF auto-tunning algorithm
To: Alex Deucher <alexdeucher@gmail.com>
Cc: amd-gfx@lists.freedesktop.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Mailman-Approved-At: Tue, 25 Mar 2025 08:21:39 +0000
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

"Moreover the work only gets scheduled/cancelled
 around a ref count of 0" - and this happens more than 600 times
per second under load, as you can see from the table.
Moreover these 600 GFXOFF requests are executed with a very
little interval between them. If we set GFXOFF delay to 0 by
default, it will be enabled and disabled 600 times with pretty
significant performance drop in any test.
Keeping 100ms GFXOFF delay leads to 2 times higher
power consumption in idle, nicely noticeable for laptops.

I don't think this is the behavior the users want to see.
Workarounds introduced a significant overhead, and
to mitigate it there is a simple solution to limit the amount
of those calls.

Regards,
Sergey

On Mon, Mar 24, 2025 at 4:50=E2=80=AFPM Alex Deucher <alexdeucher@gmail.com=
> wrote:
>
> On Mon, Mar 24, 2025 at 10:34=E2=80=AFAM Sergey Kovalenko
> <seryoga.engineering@gmail.com> wrote:
> >
> > Hello Alex!
> >
> > "If there are a lot of requests to toggle gfxoff, the worker thread to
> > allow it again gets
> > cancelled and scheduled again, extending the time it's disallowed." -
> > That's true except one thing:
> > cancelling and scheduling also take CPU cycles, and the pause between
> > submissions can exceed
> > 100ms interval, which leads to GFXOFF being enabled even if the GPU is =
loaded.
> > This simple prediction algorithm eliminates such cases.
> > GFXOFF is enabled immediately when there are only a few submissions
> > ongoing, which
> > means the system is idling. And when the number of compute submissions
> > exceeds the
> > range, the algorithm chooses a longer delay. Finally it simply ignores
> > GFXOFF ON requests
> > to prevent performance drops under high load.
> > This allows keeping idle power consumption low and using stable GPU
> > performance under load.
>
> What performance drops?  Your data doesn't show any.  Moreover the
> work only gets scheduled/cancelled around a ref count of 0. Plus, your
> change introduces a bunch of additional calculations for this function
> which add overhead which you are concerned about.
>
> Alex
>
> >
> > Regards,
> > Sergey
> >
> > On Mon, Mar 24, 2025 at 4:14=E2=80=AFPM Alex Deucher <alexdeucher@gmail=
.com> wrote:
> > >
> > > On Mon, Mar 24, 2025 at 5:06=E2=80=AFAM Sergey Kovalenko
> > > <seryoga.engineering@gmail.com> wrote:
> > > >
> > > > Predict an optimal delay to enable GFXOFF for the next interval
> > > > based on the request count:
> > > > - less than 15 requests per second - zero delay
> > > > - less than 25 requests per second - default delay
> > > > - 25 and more requests per second - don't enable GFXOFF
> > > >
> > > > The algorithm allows maintaining low power consumption in idle,
> > > > as well as using the full GPU power under load by eliminating
> > > > hundreds of extra GFXOFF ON/OFF switches.
> > >
> > > I still don't understand what problem this is solving.  This already
> > > happens with the way the code works now.  If there are a lot of
> > > requests to toggle gfxoff, the worker thread to allow it again gets
> > > cancelled and scheduled again, extending the time it's disallowed.
> > >
> > > Alex
> > >
> > >
> > > Alex
> > >
> > > >
> > > > Test configuration:
> > > > - Ryzen 5 2500U
> > > > - Ryzen 5 3400G
> > > > - Chromium 134.0.6998.88 Arch Linux
> > > > - Mesa 1:24.3.4-1
> > > > - KDE Plasma 6.3.2
> > > >
> > > > GFXOFF enable requests per second:
> > > > | Test                                                | min | max |
> > > > |-----------------------------------------------------|-----|-----|
> > > > | System idle                                         |   0 |  64 |
> > > > | Web browsing                                        |   0 | 127 |
> > > > | WebGL aquarium                                      |  10 | 236 |
> > > > | Heavy load: glxgears + vkcube + resizing + flipping |  39 | 677 |
> > > >
> > > > Test results, Ryzen 5 2500U:
> > > > | Test                        | patched-6.13.7.arch1 |   6.13.7.arc=
h1-1 |
> > > > |-----------------------------|----------------------|-------------=
-----|
> > > > | System idle (PkgWatt)       |               ~0.74W |          ~1.=
25W  |
> > > > | glxgears (vblank_mode=3D0)    |     ~7300 fps, ~7.3W | ~7300 fps,=
 ~7.3W |
> > > > | WebGL aquarium 15.000 fish  |     56-60 fps, ~9.8W | 55-60 fps, ~=
9.8W |
> > > >
> > > > Test results, Ryzen 5 3400G:
> > > > | Test                        | patched-6.13.7.arch1 |   6.13.7.arc=
h1-1 |
> > > > |-----------------------------|----------------------|-------------=
-----|
> > > > | System idle (PkgWatt)       |                ~3.8W |           ~4=
.3W  |
> > > > | glxgears (vblank_mode=3D0)    |            ~7200 fps |        ~72=
00 fps |
> > > > | WebGL aquarium 30.000 fish  |          37 fps, 47W |      38 fps,=
 47W |
> > > >
> > > > Signed-off-by: Sergey Kovalenko <seryoga.engineering@gmail.com>
> > > > Tested-by: Liam Fleming <fleming.squared@proton.me>
> > > > ---
> > > >   drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c | 94 +++++++++++++++++---=
-----
> > > >   drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h |  3 +
> > > >   2 files changed, 67 insertions(+), 30 deletions(-)
> > > >
> > > > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
> > > > b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
> > > > index c1f35ded684e..5e23b956e0bf 100644
> > > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
> > > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c
> > > > @@ -781,55 +781,89 @@ int amdgpu_gfx_enable_kgq(struct amdgpu_devic=
e
> > > > *adev, int xcc_id)
> > > >    * 3. other client can cancel their request of disable gfx off fe=
ature
> > > >    * 4. other client should not send request to enable gfx off feat=
ure
> > > > before disable gfx off feature.
> > > >    */
> > > > -
> > > >   void amdgpu_gfx_off_ctrl(struct amdgpu_device *adev, bool enable)
> > > >   {
> > > > -       unsigned long delay =3D GFX_OFF_DELAY_ENABLE;
> > > > -
> > > >         if (!(adev->pm.pp_feature & PP_GFXOFF_MASK))
> > > >                 return;
> > > >
> > > >         mutex_lock(&adev->gfx.gfx_off_mutex);
> > > >
> > > >         if (enable) {
> > > > -               /* If the count is already 0, it means there's an i=
mbalance bug
> > > > somewhere.
> > > > -                * Note that the bug may be in a different caller t=
han the one which
> > > > triggers the
> > > > -                * WARN_ON_ONCE.
> > > > -                */
> > > > -               if (WARN_ON_ONCE(adev->gfx.gfx_off_req_count =3D=3D=
 0))
> > > > +               /* This case covers multiple calls from parallel th=
reads */
> > > > +               if (!adev->gfx.gfx_off_req_count)
> > > >                         goto unlock;
> > > >
> > > > -               adev->gfx.gfx_off_req_count--;
> > > > +               /* Process only if req_count =3D=3D 0 and GFXOFF is=
 disabled */
> > > > +               if (--adev->gfx.gfx_off_req_count || adev->gfx.gfx_=
off_state)
> > > > +                       goto unlock;
> > > > +
> > > > +               /* If going to s2idle, no need to wait */
> > > > +               if (adev->in_s0ix) {
> > > > +                       if (!amdgpu_dpm_set_powergating_by_smu(
> > > > +                                   adev, AMD_IP_BLOCK_TYPE_GFX, tr=
ue, 0))
> > > > +                               adev->gfx.gfx_off_state =3D true;
> > > > +
> > > > +                       /* Reset delay flag */
> > > > +                       adev->gfx.gfx_off_use_delay =3D 0;
> > > > +                       goto unlock;
> > > > +               }
> > > >
> > > > -               if (adev->gfx.gfx_off_req_count =3D=3D 0 &&
> > > > -                   !adev->gfx.gfx_off_state) {
> > > > -                       /* If going to s2idle, no need to wait */
> > > > -                       if (adev->in_s0ix) {
> > > > -                               if (!amdgpu_dpm_set_powergating_by_=
smu(adev,
> > > > -                                               AMD_IP_BLOCK_TYPE_G=
FX, true, 0))
> > > > -                                       adev->gfx.gfx_off_state =3D=
 true;
> > > > +               ++adev->gfx.gfx_off_counter;
> > > > +
> > > > +               uint64_t now =3D get_jiffies_64();
> > > > +               uint64_t delta =3D
> > > > +                       jiffies_to_msecs(now - adev->gfx.gfx_off_ti=
mestamp);
> > > > +
> > > > +               if (delta >=3D 1000u) {
> > > > +                       /*
> > > > +                        * Predict the optimal delay for the next i=
nterval
> > > > +                        * based on the current number of requests:
> > > > +                        * <15 - idle, no delay
> > > > +                        * <25 - light/medium load, default delay
> > > > +                        * 25 and more - high load, GFXOFF disabled
> > > > +                        */
> > > > +                       if (adev->gfx.gfx_off_counter < 15u) {
> > > > +                               adev->gfx.gfx_off_use_delay =3D 0;
> > > > +                       } else if (adev->gfx.gfx_off_counter < 25u)=
 {
> > > > +                               adev->gfx.gfx_off_use_delay =3D 1;
> > > >                         } else {
> > > > -                               schedule_delayed_work(&adev->gfx.gf=
x_off_delay_work,
> > > > -                                             delay);
> > > > +                               adev->gfx.gfx_off_use_delay =3D 2;
> > > >                         }
> > > > +
> > > > +                       adev->gfx.gfx_off_counter =3D 0;
> > > > +                       adev->gfx.gfx_off_timestamp =3D now;
> > > >                 }
> > > > +
> > > > +               /* Don't schedule gfxoff under heavy load */
> > > > +               if (adev->gfx.gfx_off_use_delay =3D=3D 2)
> > > > +                       goto unlock;
> > > > +
> > > > +               schedule_delayed_work(&adev->gfx.gfx_off_delay_work=
,
> > > > +                                     adev->gfx.gfx_off_use_delay ?
> > > > +                                             GFX_OFF_DELAY_ENABLE =
:
> > > > +                                             GFX_OFF_NO_DELAY);
> > > >         } else {
> > > > -               if (adev->gfx.gfx_off_req_count =3D=3D 0) {
> > > > -                       cancel_delayed_work_sync(&adev->gfx.gfx_off=
_delay_work);
> > > > +               /* GFXOFF was enabled when req_count =3D=3D 0 */
> > > > +               if (++adev->gfx.gfx_off_req_count !=3D 1)
> > > > +                       goto unlock;
> > > >
> > > > -                       if (adev->gfx.gfx_off_state &&
> > > > -                           !amdgpu_dpm_set_powergating_by_smu(adev=
, AMD_IP_BLOCK_TYPE_GFX,
> > > > false, 0)) {
> > > > -                               adev->gfx.gfx_off_state =3D false;
> > > > +               /* Nothing to do if the work wasn't scheduled */
> > > > +               if (adev->gfx.gfx_off_use_delay =3D=3D 2)
> > > > +                       goto unlock;
> > > >
> > > > -                               if (adev->gfx.funcs->init_spm_golde=
n) {
> > > > -                                       dev_dbg(adev->dev,
> > > > -                                               "GFXOFF is disabled=
, re-init SPM golden settings\n");
> > > > -                                       amdgpu_gfx_init_spm_golden(=
adev);
> > > > -                               }
> > > > +               cancel_delayed_work_sync(&adev->gfx.gfx_off_delay_w=
ork);
> > > > +
> > > > +               if (adev->gfx.gfx_off_state &&
> > > > +                   !amdgpu_dpm_set_powergating_by_smu(
> > > > +                           adev, AMD_IP_BLOCK_TYPE_GFX, false, 0))=
 {
> > > > +                       adev->gfx.gfx_off_state =3D false;
> > > > +
> > > > +                       if (adev->gfx.funcs->init_spm_golden) {
> > > > +                               dev_dbg(adev->dev,
> > > > +                                       "GFXOFF is disabled, re-ini=
t SPM golden settings\n");
> > > > +                               amdgpu_gfx_init_spm_golden(adev);
> > > >                         }
> > > >                 }
> > > > -
> > > > -               adev->gfx.gfx_off_req_count++;
> > > >         }
> > > >
> > > >   unlock:
> > > > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
> > > > b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
> > > > index 8b5bd63b5773..38fd445a353b 100644
> > > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
> > > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h
> > > > @@ -430,7 +430,10 @@ struct amdgpu_gfx {
> > > >         /* gfx off */
> > > >         bool                            gfx_off_state;      /* true=
: enabled,
> > > > false: disabled */
> > > >         struct mutex                    gfx_off_mutex;      /* mute=
x to
> > > > change gfxoff state */
> > > > +       uint64_t                        gfx_off_timestamp;  /* gfxo=
ff enable call timestamp */
> > > > +       uint32_t                        gfx_off_use_delay;  /* flag=
 to choose the delay range */
> > > >         uint32_t                        gfx_off_req_count;  /* defa=
ult 1,
> > > > enable gfx off: dec 1, disable gfx off: add 1 */
> > > > +       uint32_t                        gfx_off_counter;    /* coun=
t of gfxoff enable calls */
> > > >         struct delayed_work             gfx_off_delay_work; /* asyn=
c work to
> > > > set gfx block off */
> > > >         uint32_t                        gfx_off_residency;  /* last=
 logged
> > > > residency */
> > > >         uint64_t                        gfx_off_entrycount; /* coun=
t of times
> > > > GPU has get into GFXOFF state */
> > > > --
> > > > 2.49.0
