// Seed: 3959116975
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  wand  id_6
);
  assign id_1 = id_2 != 1;
  assign id_1 = 1;
  id_8(
      .id_0(id_2), .id_1(1'b0 == 1'b0)
  );
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    inout  wor   id_2,
    output wand  id_3,
    input  wand  id_4,
    output tri   id_5,
    output wand  id_6,
    input  wand  id_7,
    input  wand  id_8,
    input  tri   id_9,
    input  uwire id_10,
    output wor   id_11,
    input  wand  id_12,
    output uwire id_13,
    input  wire  id_14,
    input  uwire id_15
    , id_21,
    input  tri1  id_16,
    input  wand  id_17,
    input  wire  id_18,
    output wor   id_19
);
  assign id_5 = 'b0;
  module_0(
      id_18, id_13, id_7, id_8, id_9, id_18, id_14
  );
endmodule
