Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Nov 26 15:14:13 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt pariVo_RP_impl_1.twr pariVo_RP_impl_1.udb -gui -msgset C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk_i_c} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 33.3333%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 2 End Points          |           Type           
-------------------------------------------------------------------
realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/SR                           
                                        |           No arrival time
realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i1/SR                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         2
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 7 Start or End Points      |           Type           
-------------------------------------------------------------------
reset                                   |                     input
sck                                     |                     input
sdi                                     |                     input
load                                    |                     input
ce                                      |                     input
clk_i                                   |                    output
ledTest                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         7
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk_i_c"
=======================
create_clock -name {clk_i_c} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock clk_i_c              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_i_c                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 1 End Points           |    Slack    
-------------------------------------------------------
realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/D              
                                         |   79.196 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i1/Q  (SLICE_R9C25C)
Path End         : realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/D  (SLICE_R9C25A)
Source Clock     : clk_i_c (R)
Destination Clock: clk_i_c (R)
Logic Level      : 2
Delay Ratio      : 52.7% (route), 47.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 79.196 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  4       
realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i_c
                                                             NET DELAY           5.340                  5.340  4       
realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i1/CK
                                                             CLOCK PIN           0.000                  5.340  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i1/CK->realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i1/Q
                                          SLICE_R9C25C       CLK_TO_Q0_DELAY     1.388                  6.728  1       
realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/AxB_se[0]
                                                             NET DELAY           2.075                  8.803  1       
realmac/lscc_mult_accumulate_inst/result_o_6_7_add_4_1/B1->realmac/lscc_mult_accumulate_inst/result_o_6_7_add_4_1/S1
                                          SLICE_R9C25A       B1_TO_F1_DELAY      0.476                  9.279  1       
realmac/lscc_mult_accumulate_inst/ledTest_c_N_1[0]
                                                             NET DELAY           0.000                  9.279  1       
realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/D
                                                             ENDPOINT            0.000                  9.279  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  4       
realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i_c
                                                             NET DELAY           5.340                 88.673  4       
realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/CK
                                                             CLOCK PIN           0.000                 88.673  1       
                                                             Uncertainty      -(0.000)                 88.673  
                                                             Setup time       -(0.198)                 88.475  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.475  
Arrival Time                                                                                         -(9.278)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   79.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 1 End Points           |    Slack    
-------------------------------------------------------
realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/D              
                                         |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/Q  (SLICE_R9C25A)
Path End         : realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/D  (SLICE_R9C25A)
Source Clock     : clk_i_c (R)
Destination Clock: clk_i_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  5       
realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i_c
                                                             NET DELAY        2.995                  2.995  5       
realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/CK
                                                             CLOCK PIN        0.000                  2.995  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/CK->realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/Q
                                          SLICE_R9C25A       CLK_TO_Q1_DELAY  0.779                  3.774  2       
realmac/lscc_mult_accumulate_inst/ledTest_c
                                                             NET DELAY        0.882                  4.656  2       
realmac/lscc_mult_accumulate_inst/result_o_6_7_add_4_1/C1->realmac/lscc_mult_accumulate_inst/result_o_6_7_add_4_1/S1
                                          SLICE_R9C25A       C1_TO_F1_DELAY   0.252                  4.908  1       
realmac/lscc_mult_accumulate_inst/ledTest_c_N_1[0]
                                                             NET DELAY        0.000                  4.908  1       
realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/D
                                                             ENDPOINT         0.000                  4.908  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  5       
realmac/lscc_mult_accumulate_inst/u_lscc_multiplier/genblk1.u_lscc_multiplier_dsp/clk_i_c
                                                             NET DELAY        2.995                  2.995  5       
realmac/lscc_mult_accumulate_inst/result_o_6_7__i1/CK
                                                             CLOCK PIN        0.000                  2.995  1       
                                                             Uncertainty      0.000                  2.995  
                                                             Hold time        0.000                  2.995  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.995  
Arrival Time                                                                                         4.908  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



