Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 26 19:39:46 2024
| Host         : dundun running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   276 |
|    Minimum number of control sets                        |   276 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   659 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   276 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    27 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |     3 |
| >= 16              |   152 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3440 |         1178 |
| No           | No                    | Yes                    |              42 |           10 |
| No           | Yes                   | No                     |            1168 |          408 |
| Yes          | No                    | No                     |           12894 |         4301 |
| Yes          | No                    | Yes                    |              60 |           17 |
| Yes          | Yes                   | No                     |            4561 |         1483 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                             | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_43                                                                                                                                                                                 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_6                                                                                                                                                                                      | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_43                                                                                                                                                                               | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_NS_fsm[42]                                                                                                                                                                                                                     | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[65]_0[0]                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state53                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg_n_43_[46]                                                                                                                                                                                                           | design_1_i/Radix2wECC_0/inst/select_ln53_reg_1560                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__2_n_43                                                                                                                                                               | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm[46]_i_1_n_43                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                     | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_ier12_out                                                                                                                                                                                                     | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg_n_43_[46]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                           | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg_n_43_[48]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg_n_43_[45]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/flow_control_loop_pipe_sequential_init_U/i_1_fu_38                                                                                                            | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114/flow_control_loop_pipe_sequential_init_U/grp_point_add_Pipeline_VITIS_LOOP_33_13_fu_114_ap_start_reg_reg_rep_37                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/ap_CS_fsm_state7                                                                                                                                                                        | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/ap_NS_fsm1                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76/flow_control_loop_pipe_sequential_init_U/grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76_ap_start_reg_reg_0[0]                                                              |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                   | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/ap_CS_fsm_state7                                                                                                                                                                                             | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/ap_NS_fsm1                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                              | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_3_fu_511/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                   | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76/flow_control_loop_pipe_sequential_init_U/grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76_ap_start_reg_reg[0]                                           |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83/flow_control_loop_pipe_sequential_init_U/grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83_ap_start_reg_reg[0]                                         |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_2_fu_497/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/flow_control_loop_pipe_sequential_init_U/i_fu_38                                                                                                              | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/flow_control_loop_pipe_sequential_init_U/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123_ap_start_reg_reg_68                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/ap_CS_fsm_state7                                                                                                                                                                        | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/ap_NS_fsm1                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                              | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/ap_CS_fsm_state7                                                                                                                                                                                             | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/ap_NS_fsm1                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83/flow_control_loop_pipe_sequential_init_U/grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83_ap_start_reg_reg[0]                                                              |                                                                                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/grp_bf_mult_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                  | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/grp_bf_mult_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/ap_CS_fsm_state7                                                                                                                                                                          | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/ap_NS_fsm1                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[8]_i_1_n_43                                                                                                                                                                             | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[8]_i_1__0_n_43                                                                                                                                                                           | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/grp_bf_mult_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                       | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                     | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                                   | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg_n_43_[49]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623/i_fu_380                                                                                                                                                                         | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_115_fu_623/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/i_fu_380                                                                                                                                                      | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_11_fu_176/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                          |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607/i_fu_380                                                                                                                                                                         | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_113_fu_607/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564/i_33_fu_380                                                                                                                                                                      | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_112_fu_564/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556/i_31_fu_380                                                                                                                                                                      | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_111_fu_556/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                9 |             12 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615/i_fu_380                                                                                                                                                                         | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_114_fu_615/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                8 |             12 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_1_fu_168/i_3_fu_380                                                                                                                                                     | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_1_fu_168/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/grp_bf_mult_Pipeline_VITIS_LOOP_33_17_fu_78/i_fu_380__0                                                                                                                                   | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/grp_bf_mult_Pipeline_VITIS_LOOP_33_17_fu_78/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/i_fu_380                                                                                                                                                      | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_12_fu_184/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                          |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/i_27_fu_340                                                                                                                                                                              | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                                     |                9 |             13 |         1.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78/i_15_fu_380__0                                                                                                                                                 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68/i_11_fu_380__0                                                                                                                                                 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/i_fu_400                                                                                                                                                                         | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_116_fu_631/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78/i_15_fu_380__0                                                                                                                            | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_16_fu_78/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68/i_11_fu_380__0                                                                                                                            | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64/flow_control_loop_pipe_sequential_init_U/i_fu_30                                                                                                 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70/flow_control_loop_pipe_sequential_init_U/i_9_fu_30                                                                                              | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548/i_29_fu_420                                                                                                                                                                      | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_110_fu_548/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64/flow_control_loop_pipe_sequential_init_U/i_fu_30                                                                                                                      | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70/flow_control_loop_pipe_sequential_init_U/i_9_fu_30                                                                                                                   | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                3 |             19 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                                 |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               11 |             25 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600/ap_enable_reg_pp0_iter1                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               17 |             31 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                           | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600/lshr_ln93_1_reg_1760                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                     | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                             | design_1_i/Radix2wECC_0/inst/control_s_axi_U/rdata[31]_i_1_n_43                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_y_o[31]_i_1_n_43                                                                                                                                                                                              | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_k[31]_i_1_n_43                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_k[63]_i_1_n_43                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_x_o[63]_i_1_n_43                                                                                                                                                                                              | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_x_o[31]_i_1_n_43                                                                                                                                                                                              | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/control_s_axi_U/int_y_o[63]_i_1_n_43                                                                                                                                                                                              | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_1[0]                                                                                                                                                                                   | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_17_fu_641/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_17_fu_641/buff2_load_reg_1460                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_18_fu_649/ap_enable_reg_pp0_iter2_reg_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_18_fu_649/buff3_load_reg_1460                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/p_2_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/p_0_in__2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_1_fu_489/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_2_fu_497/p_2_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_2_fu_497/p_0_in__1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_3_fu_511/p_2_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_3_fu_511/p_0_in__0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505/buff1_load_reg_1680                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600/n_fu_34                                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_92_1_fu_600/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                              | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                     | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                             | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             38 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             38 |         6.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             39 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             39 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_18_fu_649/E[0]                                                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                             | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/ap_CS_fsm_state5                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               23 |             42 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/ap_CS_fsm_state5                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               21 |             42 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                              | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg_n_43_[19]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               22 |             62 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               12 |             62 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg_n_43_[10]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               20 |             62 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               23 |             63 |         2.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               26 |             63 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               22 |             63 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_77_7_fu_584/flow_control_loop_pipe_sequential_init_U/i_fu_50_reg[0]_1[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |               36 |             64 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/m_1_reg_4170                                                                                                                                                                                                                      | design_1_i/Radix2wECC_0/inst/ap_NS_fsm117_out                                                                                                                                                                                                                                   |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               10 |             65 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                              | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               10 |             65 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                  | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               27 |             66 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             67 |         5.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                                 |               13 |             67 |         5.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/values_y_V_U/reg_7060                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               26 |            108 |         4.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                         | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               32 |            131 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                         | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |               31 |            131 |         4.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state54                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               43 |            163 |         3.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_point_add_Pipeline_VITIS_LOOP_33_14_fu_123/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                 |               57 |            163 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/ap_CS_fsm_state1                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               49 |            163 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state38                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               45 |            163 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_state5                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               41 |            163 |         3.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state60                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               47 |            163 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/ap_CS_fsm_state1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               37 |            163 |         4.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_state20                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               53 |            163 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/Q[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               56 |            164 |         2.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/tmp_reg_2500                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               62 |            165 |         2.66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/tmp_reg_2560                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               53 |            165 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               48 |            165 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/tmp_reg_2560                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               48 |            165 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505/a_V_fu_380                                                                                                                                                                         | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_33_1_fu_505/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                      |               52 |            165 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/tmp_reg_2560                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               48 |            165 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/tmp_reg_2500                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               48 |            165 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/reg_890                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               47 |            166 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                    |                                                                                                                                                                                                                                                                                 |               71 |            166 |         2.34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/reg_790                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               59 |            166 |         2.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                         |                                                                                                                                                                                                                                                                                 |               65 |            166 |         2.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_2_fu_144/tmp_V_1_fu_44[165]_i_1__0_n_43                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               60 |            166 |         2.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/grp_bf_mult_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                        |                                                                                                                                                                                                                                                                                 |               69 |            166 |         2.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state36                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               61 |            166 |         2.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state68                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               48 |            166 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/reg_1970                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               44 |            166 |         3.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/values_y_V_U/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               46 |            166 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/reg_2050                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               72 |            166 |         2.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/reg_2110                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               61 |            166 |         2.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_state10                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               50 |            166 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_state8                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               50 |            166 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/reg_890                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               48 |            166 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/reg_6950                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               46 |            166 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/reg_6870                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               55 |            166 |         3.02 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/tmp_V_4_fu_48[165]_i_1_n_43                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               52 |            166 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_1_fu_541/reg_890                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               51 |            166 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                 |               56 |            166 |         2.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                         |                                                                                                                                                                                                                                                                                 |               68 |            166 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                        | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/ap_NS_fsm10_out                                                                                                                                                                                                                  |               78 |            166 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_fu_160/tmp_V_8_fu_48[165]_i_1_n_43                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               56 |            166 |         2.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state70                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               49 |            166 |         3.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state57                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               55 |            166 |         3.02 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/reg_1920                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               69 |            166 |         2.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/reg_790                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               45 |            166 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_mult_2_fu_536/tmp_V_1_fu_44[165]_i_1_n_43                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               57 |            166 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                   | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/ap_NS_fsm10_out                                                                                                                                                                                             |               67 |            166 |         2.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/grp_bf_mult_1_Pipeline_VITIS_LOOP_33_1_fu_72/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                    |                                                                                                                                                                                                                                                                                 |               67 |            166 |         2.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_mult_1_fu_137/tmp_V_4_fu_48[165]_i_1__0_n_43                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               63 |            166 |         2.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                 |               64 |            166 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state30                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               43 |            167 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state52                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               52 |            172 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_reg_n_43_[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               39 |            186 |         4.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525/ap_enable_reg_pp0_iter2                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_39_3_fu_525/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                               |               55 |            192 |         3.49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519/ap_enable_reg_pp0_iter2                                                                                                                                                            | design_1_i/Radix2wECC_0/inst/grp_Radix2wECC_Pipeline_VITIS_LOOP_36_2_fu_519/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                               |               64 |            192 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_CS_fsm_state31                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               82 |            328 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              115 |            329 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/ap_CS_fsm_state6                                                                                                                                                                           | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/ap_NS_fsm10_out                                                                                                                                                                                             |              163 |            332 |         2.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/ap_CS_fsm_state6                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/ap_NS_fsm10_out                                                                                                                                                                                                                  |              178 |            332 |         1.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/icmp_ln111_reg_392_reg[0][0]                                                                                                                    | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/x1_3_reg_82                                                                                                                                                                                                                   |              106 |            332 |         3.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/ap_NS_fsm116_out                                                                                                                                                                                                                                   |              119 |            332 |         2.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/ap_CS_fsm_state18                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |              105 |            332 |         3.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/reg_6760                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              103 |            332 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/tmp1_x_V_reg_4050                                                                                                                                                                                                                 | design_1_i/Radix2wECC_0/inst/ap_NS_fsm127_out                                                                                                                                                                                                                                   |               94 |            332 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_add_1_fu_150/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[70]_0[0]                                                                                                                          | design_1_i/Radix2wECC_0/inst/ap_NS_fsm121_out                                                                                                                                                                                                                                   |               65 |            347 |         5.34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/ap_NS_fsm118_out                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               88 |            384 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_point_add_fu_572/grp_bf_inv_fu_132/ap_CS_fsm_state6                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |              323 |            664 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Radix2wECC_0/inst/grp_bf_inv_fu_531/ap_CS_fsm_state6                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              344 |            664 |         1.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Radix2wECC_0/inst/gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                            |              229 |            692 |         3.02 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |             1179 |           3441 |         2.92 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


