
---------- Begin Simulation Statistics ----------
final_tick                               1051390261000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59139                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701764                       # Number of bytes of host memory used
host_op_rate                                    59333                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18699.79                       # Real time elapsed on the host
host_tick_rate                               56224708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105880055                       # Number of instructions simulated
sim_ops                                    1109505425                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.051390                       # Number of seconds simulated
sim_ticks                                1051390261000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.936132                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143742148                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163461986                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12803286                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        226503108                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18343964                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18589977                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          246013                       # Number of indirect misses.
system.cpu0.branchPred.lookups              288209442                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864550                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811469                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8505966                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260694783                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27745164                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441383                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       83714270                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050786994                       # Number of instructions committed
system.cpu0.commit.committedOps            1052600986                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1945314487                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.541096                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.287822                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1430055250     73.51%     73.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    302528658     15.55%     89.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     80583319      4.14%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     74742258      3.84%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17153346      0.88%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5032353      0.26%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3376518      0.17%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4097621      0.21%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27745164      1.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1945314487                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857892                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015976520                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326227480                       # Number of loads committed
system.cpu0.commit.membars                    3625348                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625354      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583931020     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328038941     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127164225     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052600986                       # Class of committed instruction
system.cpu0.commit.refs                     455203194                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050786994                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052600986                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.996404                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.996404                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            334044750                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4308334                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141636259                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1160995058                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               829892462                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                782378180                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8520150                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13006429                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5913987                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  288209442                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                207915322                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1134242687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3187293                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1191854982                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          346                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25635048                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137387                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         813688868                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162086112                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.568146                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1960749529                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.610349                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.920104                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1133713922     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               606884433     30.95%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               115133469      5.87%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                80259095      4.09%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14173605      0.72%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5338388      0.27%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1405246      0.07%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3736047      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  105324      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1960749529                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       46                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      137045900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8606952                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269603759                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.522818                       # Inst execution rate
system.cpu0.iew.exec_refs                   478202675                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133516105                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              264399262                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            356436062                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3591290                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4438414                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           138339610                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1136297639                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            344686570                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7324365                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1096765243                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2168984                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7925354                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8520150                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12111093                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       132237                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16295313                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39734                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14578                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4284069                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30208582                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9363896                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14578                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1177218                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7429734                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                465285342                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1088194447                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.875074                       # average fanout of values written-back
system.cpu0.iew.wb_producers                407159255                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.518732                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1088300528                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1342759078                       # number of integer regfile reads
system.cpu0.int_regfile_writes              693079023                       # number of integer regfile writes
system.cpu0.ipc                              0.500901                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.500901                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626884      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            608771612     55.14%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8037066      0.73%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811541      0.16%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349861282     31.69%     88.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131981172     11.95%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1104089609                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2643351                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002394                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 462503     17.50%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1919989     72.63%     90.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               260857      9.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1103106022                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4171714602                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1088194395                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1220007772                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1125530710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1104089609                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10766929                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       83696649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           142611                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5325546                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49686954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1960749529                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.563096                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.805637                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1156774984     59.00%     59.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          572277393     29.19%     88.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181093302      9.24%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38159052      1.95%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9488054      0.48%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1342174      0.07%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1012285      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             406620      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             195665      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1960749529                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.526309                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         29558505                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5055212                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           356436062                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          138339610                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2097795429                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4992551                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              288376141                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670631876                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10785178                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               840768056                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20882238                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                41852                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1403710018                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1148218387                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          735919228                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                775962232                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14843943                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8520150                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             46998161                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                65287347                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1403709971                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124789                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4725                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22781594                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4682                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3053865482                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2288086488                       # The number of ROB writes
system.cpu0.timesIdled                       26960426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1472                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.324580                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9836561                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10540161                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1926025                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19359665                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            324848                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         645913                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          321065                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21217347                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4703                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1131739                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12205518                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1334676                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434270                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22774195                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55093061                       # Number of instructions committed
system.cpu1.commit.committedOps              56904439                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    335436830                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169643                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.816019                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    311934953     92.99%     92.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11701338      3.49%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3852110      1.15%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3634115      1.08%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       901262      0.27%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       284439      0.08%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1665674      0.50%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       128263      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1334676      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    335436830                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502968                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52990025                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16128452                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32022252     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17939649     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319872      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56904439                       # Class of committed instruction
system.cpu1.commit.refs                      21259533                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55093061                       # Number of Instructions Simulated
system.cpu1.committedOps                     56904439                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.160258                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.160258                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            292375802                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               800602                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8791007                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87702256                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13129507                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27964724                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1132281                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1159446                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4443252                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21217347                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13168748                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    322577087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                88775                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     102840445                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3853134                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062517                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14541911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10161409                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.303018                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         339045566                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315031                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.824297                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               278812194     82.23%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33029079      9.74%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16168406      4.77%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6398218      1.89%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1546156      0.46%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2494687      0.74%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  589705      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3949      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3172      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           339045566                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         341917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1196889                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14807171                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191277                       # Inst execution rate
system.cpu1.iew.exec_refs                    22667181                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5219476                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              248493197                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22634358                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712400                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1728681                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7095083                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79670267                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17447705                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           852481                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64917075                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1607595                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5756806                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1132281                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9441669                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        37125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          321958                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7762                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          620                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2955                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6505906                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1964002                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           620                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       209925                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        986964                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37727763                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64398562                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844823                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31873288                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189749                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64415507                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81064758                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42858512                       # number of integer regfile writes
system.cpu1.ipc                              0.162331                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162331                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622626      5.51%      5.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39313999     59.78%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19412698     29.52%     94.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3420090      5.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65769556                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2006844                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030513                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 368771     18.38%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1450072     72.26%     90.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               187999      9.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64153760                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         472740778                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64398550                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102436569                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71534051                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65769556                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136216                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22765827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           149282                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701946                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15144605                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    339045566                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193984                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652769                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          298614686     88.08%     88.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27020548      7.97%     96.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6931993      2.04%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2923585      0.86%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2503747      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             423389      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             467111      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             104388      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              56119      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      339045566                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193789                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16115817                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1953497                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22634358                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7095083                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       339387483                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1763385357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              270227319                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38006118                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11000767                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15575621                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1830072                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42581                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103111694                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83815640                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56485440                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28194923                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9792322                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1132281                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23885749                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18479322                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103111682                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29673                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22779887                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   413780580                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162971952                       # The number of ROB writes
system.cpu1.timesIdled                           8946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5386378                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               967957                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6804993                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              27728                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1660263                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7947365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15846866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       161072                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        52647                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58547036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4333118                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    117076251                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4385765                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5403581                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2776610                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5122762                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              355                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2543081                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2543078                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5403581                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           215                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23793525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23793525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    686289280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               686289280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7947493                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7947493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7947493                       # Request fanout histogram
system.membus.respLayer1.occupancy        41453924850                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28779392350                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       624069375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   557416900.324370                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     14950000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1308315000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1048893983500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2496277500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176368413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176368413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176368413                       # number of overall hits
system.cpu0.icache.overall_hits::total      176368413                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31546909                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31546909                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31546909                       # number of overall misses
system.cpu0.icache.overall_misses::total     31546909                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 416605493998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 416605493998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 416605493998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 416605493998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    207915322                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    207915322                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    207915322                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    207915322                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151730                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151730                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151730                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151730                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13205.905339                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13205.905339                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13205.905339                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13205.905339                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1704                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.842105                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29765237                       # number of writebacks
system.cpu0.icache.writebacks::total         29765237                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1781638                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1781638                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1781638                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1781638                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29765271                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29765271                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29765271                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29765271                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 370122707999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 370122707999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 370122707999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 370122707999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143161                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12434.716553                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12434.716553                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12434.716553                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12434.716553                       # average overall mshr miss latency
system.cpu0.icache.replacements              29765237                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176368413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176368413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31546909                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31546909                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 416605493998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 416605493998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    207915322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    207915322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151730                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151730                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13205.905339                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13205.905339                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1781638                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1781638                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29765271                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29765271                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 370122707999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 370122707999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12434.716553                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12434.716553                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999945                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          206133394                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29765237                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.925307                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999945                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        445595913                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       445595913                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410278525                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410278525                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410278525                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410278525                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     40444682                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      40444682                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     40444682                       # number of overall misses
system.cpu0.dcache.overall_misses::total     40444682                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1151222294831                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1151222294831                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1151222294831                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1151222294831                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    450723207                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    450723207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    450723207                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    450723207                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089733                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089733                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089733                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089733                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28464.120322                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28464.120322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28464.120322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28464.120322                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7581614                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       530484                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           142367                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7012                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.254013                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.653736                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26971450                       # number of writebacks
system.cpu0.dcache.writebacks::total         26971450                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14221015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14221015                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14221015                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14221015                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26223667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26223667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26223667                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26223667                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 495071592144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 495071592144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 495071592144                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 495071592144                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058181                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058181                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058181                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058181                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18878.808679                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18878.808679                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18878.808679                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18878.808679                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26971450                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    290582014                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      290582014                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32980036                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32980036                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 757247784500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 757247784500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    323562050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    323562050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101928                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101928                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22960.793145                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22960.793145                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9681209                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9681209                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23298827                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23298827                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 383318725500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 383318725500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16452.275709                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16452.275709                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119696511                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119696511                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7464646                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7464646                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 393974510331                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 393974510331                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127161157                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127161157                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058702                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058702                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52778.726591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52778.726591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4539806                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4539806                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2924840                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2924840                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 111752866644                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 111752866644                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38208.198275                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38208.198275                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1787                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1378                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1378                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8782000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8782000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435387                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435387                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6373.004354                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6373.004354                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1358                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1358                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006319                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006319                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        68325                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68325                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2936                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2936                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       715500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       715500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048607                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048607                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4770                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4770                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       565500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       565500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.048607                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048607                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3770                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3770                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054113                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054113                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757356                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757356                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66084654500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66084654500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418089                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418089                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87257.055467                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87257.055467                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757356                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757356                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65327298500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65327298500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418089                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418089                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86257.055467                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86257.055467                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987868                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          438316962                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26980774                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.245530                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987868                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932062660                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932062660                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29643736                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24521128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              243459                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54417864                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29643736                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24521128                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9541                       # number of overall hits
system.l2.overall_hits::.cpu1.data             243459                       # number of overall hits
system.l2.overall_hits::total                54417864                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            121534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2449712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2502                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1534866                       # number of demand (read+write) misses
system.l2.demand_misses::total                4108614                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           121534                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2449712                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2502                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1534866                       # number of overall misses
system.l2.overall_misses::total               4108614                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10917606497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 246028977720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    234968999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 158617845869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     415799399085                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10917606497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 246028977720                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    234968999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 158617845869                       # number of overall miss cycles
system.l2.overall_miss_latency::total    415799399085                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29765270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26970840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1778325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58526478                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29765270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26970840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1778325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58526478                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.090828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.207756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.863096                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070201                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.090828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.207756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.863096                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070201                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89831.705506                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100431.796766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93912.469624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103343.123028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101201.864932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89831.705506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100431.796766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93912.469624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103343.123028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101201.864932                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             199767                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7214                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.691572                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3720325                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2776610                       # number of writebacks
system.l2.writebacks::total                   2776610                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          61307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5321                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               66715                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         61307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5321                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              66715                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       121516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2388405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1529545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4041899                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       121516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2388405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1529545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3959730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8001629                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9701230999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 218005013381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    206613999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 142992777877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 370905636256                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9701230999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 218005013381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    206613999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 142992777877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 367733519761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 738639156017                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.088555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.202026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.860104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.088555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.202026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.860104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.136718                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79835.009373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91276.401356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84921.495684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93487.133675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91765.191623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79835.009373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91276.401356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84921.495684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93487.133675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92868.331871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92311.097655                       # average overall mshr miss latency
system.l2.replacements                       12199087                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6545917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6545917                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6545917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6545917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51821888                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51821888                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     51821889                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51821889                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3959730                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3959730                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 367733519761                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 367733519761                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92868.331871                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92868.331871                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       182500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       274000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.886076                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3802.083333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4159.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3914.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       962000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       429000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1391000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.886076                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20041.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19871.428571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        38500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        38500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2961.538462                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       185500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       264000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        22000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2208900                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           120156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2329056                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1465931                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1110510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2576441                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 147091292658                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113457965430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  260549258088                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3674831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1230666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4905497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.398911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.902365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.525215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100339.847277                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102167.441473                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101127.585723                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31206                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2599                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33805                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1434725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1107911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2542636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 130377634738                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102186652932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 232564287670                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.390419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.900253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90872.909260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92233.629716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91465.820381                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29643736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29653277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       121534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2502                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           124036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10917606497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    234968999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11152575496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29765270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29777313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.207756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89831.705506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93912.469624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89914.020897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       121516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       123949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9701230999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    206613999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9907844998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004082                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.202026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79835.009373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84921.495684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79934.852221                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22312228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       123303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22435531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       983781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       424356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1408137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  98937685062                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45159880439                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 144097565501                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23296009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       547659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23843668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.774854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100568.810601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106419.799506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102332.063926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        30101                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2722                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        32823                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       953680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       421634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1375314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  87627378643                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40806124945                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 128433503588                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040937                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.769884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91883.418592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96780.916494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93384.858722                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                54                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          253                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             275                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3563996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       325994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3889990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          305                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           329                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.829508                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.916667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.835866                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14086.940711                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14817.909091                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14145.418182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          203                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          215                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3991497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       301494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4292991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.665574                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.653495                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19662.546798                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 25124.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19967.400000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999908                       # Cycle average of tags in use
system.l2.tags.total_refs                   120732225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12199201                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.896732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.672179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.542396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.745955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.935192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.097971                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.055350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.183531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.235906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 947356913                       # Number of tag accesses
system.l2.tags.data_accesses                947356913                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7776960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     152893888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        155712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97893696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    249865920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          508586176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7776960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       155712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7932672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177703040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177703040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         121515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2388967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1529589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3904155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7946659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2776610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2776610                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7396835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145420681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           148101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93108810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    237652877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             483727304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7396835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       148101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7544936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169017202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169017202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169017202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7396835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145420681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          148101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93108810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    237652877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            652744505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2724898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    121515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2321122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1508493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3900296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008919206750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15088404                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2563120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7946659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2776611                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7946659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2776611                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92800                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51713                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            349921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            365488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            349351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            418593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1587673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            591867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            477211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            457261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            420199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            509169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           428808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           404927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           368861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           373917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           398310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           352303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            128835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            153644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            216066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            241372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           210093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           185159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           155534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           178883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139442                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 300285990452                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39269295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            447545846702                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38234.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56984.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5552296                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1600646                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7946659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2776611                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2462079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1363344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  572678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  462511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  394815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  335765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  305504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  283003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  258836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  236160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 242595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 363530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 207967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 129798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  70420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  43678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  19534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 149201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 171052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 170900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 171970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 171901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 172889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 177920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 171520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 168142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 166188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3425781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.629969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.274822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.990917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2088652     60.97%     60.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       669984     19.56%     80.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       156998      4.58%     85.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        86709      2.53%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65676      1.92%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        57003      1.66%     91.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47480      1.39%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42119      1.23%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       211160      6.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3425781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.972225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.829020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    431.083179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167197    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.296922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.276429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.860782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146339     87.52%     87.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2250      1.35%     88.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11945      7.14%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4390      2.63%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1532      0.92%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              460      0.28%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              176      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               62      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              502646976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5939200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174392192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               508586176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177703104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    483.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1051390152000                       # Total gap between requests
system.mem_ctrls.avgGap                      98047.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7776960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    148551808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       155712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96543552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    249618944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174392192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7396834.732521836646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 141290835.106946051121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 148101.048465009488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91824658.817150667310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 237417972.430695712566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165868182.794590264559                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       121515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2388967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1529589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3904155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2776611                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4670257814                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 119458811962                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    104619913                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  79688526586                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 243623630427                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25164183739223                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38433.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50004.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43000.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52098.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62401.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9062912.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11916217320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6333596940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23251367160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7611094080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82995453840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     204531960570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     231496419840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       568136109750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.366533                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 599339138604                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35108060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 416943062396                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12543958980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6667241955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32825186100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6612769080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82995453840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     356014772400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     103931946720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       601591329075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.186515                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 265708250150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35108060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 750573950850                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10368784058.823530                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47380264635.162888                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 350261440000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   170043616000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 881346645000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13154833                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13154833                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13154833                       # number of overall hits
system.cpu1.icache.overall_hits::total       13154833                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13915                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13915                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13915                       # number of overall misses
system.cpu1.icache.overall_misses::total        13915                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    425219500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    425219500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    425219500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    425219500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13168748                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13168748                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13168748                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13168748                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001057                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001057                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001057                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001057                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30558.354294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30558.354294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30558.354294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30558.354294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    16.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12011                       # number of writebacks
system.cpu1.icache.writebacks::total            12011                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1872                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1872                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1872                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1872                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12043                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12043                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12043                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12043                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    362537500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    362537500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    362537500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    362537500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000915                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000915                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000915                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000915                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30103.587146                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30103.587146                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30103.587146                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30103.587146                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12011                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13154833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13154833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13915                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13915                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    425219500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    425219500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13168748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13168748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001057                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001057                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30558.354294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30558.354294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1872                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1872                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12043                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12043                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    362537500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    362537500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30103.587146                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30103.587146                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.202995                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13027813                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12011                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1084.656815                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350018500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.202995                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975094                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975094                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26349539                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26349539                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15812147                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15812147                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15812147                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15812147                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4469040                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4469040                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4469040                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4469040                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 449546202207                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 449546202207                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 449546202207                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 449546202207                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20281187                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20281187                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20281187                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20281187                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220354                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220354                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220354                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220354                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100591.223665                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100591.223665                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100591.223665                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100591.223665                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1979998                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       410162                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            35264                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5171                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.147856                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.319667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1778188                       # number of writebacks
system.cpu1.dcache.writebacks::total          1778188                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3388601                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3388601                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3388601                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3388601                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1080439                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1080439                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1080439                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1080439                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103641206833                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103641206833                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103641206833                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103641206833                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053273                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053273                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053273                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053273                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95925.088629                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95925.088629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95925.088629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95925.088629                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1778188                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14297638                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14297638                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2664112                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2664112                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 215840743000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 215840743000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16961750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16961750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157066                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157066                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81017.893767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81017.893767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2116067                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2116067                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47758020500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47758020500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032311                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032311                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87142.516582                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87142.516582                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1514509                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1514509                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1804928                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1804928                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 233705459207                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 233705459207                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3319437                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3319437                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.543745                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.543745                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 129481.873630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 129481.873630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1272534                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1272534                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532394                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55883186333                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55883186333                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160387                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160387                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104965.845470                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104965.845470                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7262000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7262000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.382289                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.382289                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41028.248588                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41028.248588                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          132                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097192                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097192                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75022.222222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75022.222222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       707500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       707500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.252252                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252252                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6316.964286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6316.964286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       596500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       596500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252252                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252252                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5325.892857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5325.892857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103702                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103702                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707495                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707495                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62003928000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62003928000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390623                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390623                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87638.680132                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87638.680132                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707495                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707495                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61296433000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61296433000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390623                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390623                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86638.680132                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86638.680132                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.518209                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18702806                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1787833                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.461159                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350030000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.518209                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922444                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922444                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45974441                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45974441                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1051390261000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53621861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9322527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51980958                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9422478                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7280645                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             360                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            621                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4923786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4923786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29777313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23844549                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          329                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89295776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80923837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        36097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5344662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175600372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3809952384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3452306176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1539456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227616512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7491414528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19499433                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178929984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78027961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059189                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238821                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               73462181     94.15%     94.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4513132      5.78%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52647      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78027961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       117066336323                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40474962254                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44661547657                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2682354053                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18120887                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1172567054500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 452330                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714300                       # Number of bytes of host memory used
host_op_rate                                   454519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2788.99                       # Real time elapsed on the host
host_tick_rate                               43448247                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261545426                       # Number of instructions simulated
sim_ops                                    1267650621                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.121177                       # Number of seconds simulated
sim_ticks                                121176793500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.553272                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12737995                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14384556                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           587854                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18222363                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1479927                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1495569                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15642                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25166700                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5767                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4443                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           526812                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20723934                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4950850                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2603710                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12251596                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82139648                       # Number of instructions committed
system.cpu0.commit.committedOps              83437171                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    233057437                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.358011                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.326145                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    205610179     88.22%     88.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11216732      4.81%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6045436      2.59%     95.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2571604      1.10%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1487367      0.64%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       373147      0.16%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       622102      0.27%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       180020      0.08%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4950850      2.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    233057437                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2459320                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78313986                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18912354                       # Number of loads committed
system.cpu0.commit.membars                    1947132                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1947615      2.33%      2.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60601928     72.63%     74.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18916485     22.67%     97.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1885325      2.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83437171                       # Class of committed instruction
system.cpu0.commit.refs                      20802188                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82139648                       # Number of Instructions Simulated
system.cpu0.committedOps                     83437171                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.921414                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.921414                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            181499946                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                61384                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12134830                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97633166                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13720201                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 37120939                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                527558                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               118285                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2057500                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25166700                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16181622                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    213518290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               139316                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     100894421                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          221                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1177258                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.104877                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20818892                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14217922                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.420457                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         234926144                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.435391                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.848400                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               168921736     71.90%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39684822     16.89%     88.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20857953      8.88%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3776278      1.61%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  287708      0.12%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  680199      0.29%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23002      0.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690304      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           234926144                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1431                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     933                       # number of floating regfile writes
system.cpu0.idleCycles                        5037788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              555549                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22738389                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.387527                       # Inst execution rate
system.cpu0.iew.exec_refs                    23998878                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2087425                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                8356998                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21983592                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            701333                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           141275                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2217836                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95570919                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21911453                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           414659                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92992439                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                141670                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             27711362                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                527558                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27966993                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       288792                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45638                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          415                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2821                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3071238                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       328002                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           415                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       328488                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        227061                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 71887213                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91706757                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739904                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 53189629                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.382169                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91816327                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               120064116                       # number of integer regfile reads
system.cpu0.int_regfile_writes               67181149                       # number of integer regfile writes
system.cpu0.ipc                              0.342300                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.342300                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948052      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             67206615     71.95%     74.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28621      0.03%     74.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57140      0.06%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 48      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                561      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                61      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22077128     23.64%     97.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2088022      2.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            361      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93407097                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1560                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3079                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1506                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1723                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     494958                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005299                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 427403     86.35%     86.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    33      0.01%     86.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     61      0.01%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     86.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 59957     12.11%     98.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7463      1.51%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               25      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91952443                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         422262471                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91705251                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107703347                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92861309                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93407097                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2709610                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12133751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30253                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        105900                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5026048                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    234926144                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.397602                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.965178                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          182967166     77.88%     77.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30319808     12.91%     90.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           12939935      5.51%     96.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2909652      1.24%     97.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3111020      1.32%     98.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             771919      0.33%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1398999      0.60%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280366      0.12%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             227279      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      234926144                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.389255                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           884980                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          160516                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21983592                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2217836                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2124                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       239963932                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2389758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               38059496                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60763628                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                634858                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14766000                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18623886                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               109304                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            125432467                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96540151                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70722348                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 37814493                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1716532                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                527558                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22185903                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9958725                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1538                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       125430929                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     121572694                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            695994                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6738723                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        695852                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   323790739                       # The number of ROB reads
system.cpu0.rob.rob_writes                  193312491                       # The number of ROB writes
system.cpu0.timesIdled                         173725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  400                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.523069                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13193400                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14415382                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           619093                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18082090                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1061636                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1063415                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1779                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24473634                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1174                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1039                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           617980                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18867485                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4332070                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2366503                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16161884                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73525723                       # Number of instructions committed
system.cpu1.commit.committedOps              74708025                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    176624112                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.422977                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.417717                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    151337857     85.68%     85.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10610360      6.01%     91.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5556061      3.15%     94.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2629627      1.49%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1202623      0.68%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       275734      0.16%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       507520      0.29%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       172260      0.10%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4332070      2.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    176624112                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1680763                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69796305                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16408706                       # Number of loads committed
system.cpu1.commit.membars                    1773565                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1773565      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55146259     73.82%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16409745     21.97%     98.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1378280      1.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74708025                       # Class of committed instruction
system.cpu1.commit.refs                      17788025                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73525723                       # Number of Instructions Simulated
system.cpu1.committedOps                     74708025                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.441241                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.441241                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            128186977                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1255                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12464820                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93170217                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10173033                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38239602                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                618315                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2161                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1768515                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24473634                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15048950                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    162984766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                74796                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      96982791                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1238856                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.136348                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15382248                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14255036                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.540312                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         178986442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.549219                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.917368                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               115764346     64.68%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37404604     20.90%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20720073     11.58%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3600200      2.01%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  148410      0.08%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  689048      0.38%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     347      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  658949      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           178986442                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         507569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              663408                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21417907                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.480473                       # Inst execution rate
system.cpu1.iew.exec_refs                    20992169                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1411859                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10096456                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20402258                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652730                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           137931                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1550119                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90771053                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19580310                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           512766                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86241993                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                204975                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             14194303                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                618315                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14520443                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        68384                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             701                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3993552                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       170800                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       379345                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        284063                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 67470639                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85391145                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733361                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49480318                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.475733                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85552375                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111932100                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62627922                       # number of integer regfile writes
system.cpu1.ipc                              0.409628                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.409628                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773884      2.04%      2.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63831577     73.58%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 103      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19737504     22.75%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1411595      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86754759                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     537867                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006200                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 510087     94.84%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 27712      5.15%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   68      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85518742                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         353107974                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     85391145                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106834103                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  88225472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86754759                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2545581                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16063028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74147                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        179078                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7094330                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    178986442                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.484700                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.055215                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          131750151     73.61%     73.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26252106     14.67%     88.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12984500      7.25%     95.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2728751      1.52%     97.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2570264      1.44%     98.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             810179      0.45%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1427915      0.80%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             252649      0.14%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             209927      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      178986442                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.483330                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           859651                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          169731                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20402258                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1550119                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    319                       # number of misc regfile reads
system.cpu1.numCycles                       179494011                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    62743673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               28218323                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54120938                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                783777                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11025107                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8059646                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                67648                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            120346752                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91976098                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67312397                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38781811                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1667459                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                618315                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11591526                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13191459                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       120346752                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      88751360                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            653850                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4766957                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        653860                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   263160651                       # The number of ROB reads
system.cpu1.rob.rob_writes                  184179859                       # The number of ROB writes
system.cpu1.timesIdled                           4782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2868298                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               795032                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4179982                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1596                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                810902                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4774144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9499986                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       114060                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        47332                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3315496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2504128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6631682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2551460                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4687499                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260899                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4465208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              961                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1175                       # Transaction distribution
system.membus.trans_dist::ReadExReq             83846                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83834                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4687499                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           394                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14271319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14271319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    322063104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               322063104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1512                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4773875                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4773875    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4773875                       # Request fanout histogram
system.membus.respLayer1.occupancy        24845886030                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11464367226                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   121176793500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   121176793500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 88                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    27156840.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   28717535.535047                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     64646500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   119981892500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1194901000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15920007                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15920007                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15920007                       # number of overall hits
system.cpu0.icache.overall_hits::total       15920007                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       261614                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        261614                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       261614                       # number of overall misses
system.cpu0.icache.overall_misses::total       261614                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6133618500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6133618500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6133618500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6133618500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16181621                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16181621                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16181621                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16181621                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016167                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016167                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016167                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016167                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23445.299181                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23445.299181                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23445.299181                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23445.299181                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1489                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.269231                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       226480                       # number of writebacks
system.cpu0.icache.writebacks::total           226480                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        35132                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        35132                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        35132                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        35132                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       226482                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       226482                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       226482                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       226482                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5294981000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5294981000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5294981000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5294981000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013996                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013996                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013996                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013996                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23379.257513                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23379.257513                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23379.257513                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23379.257513                       # average overall mshr miss latency
system.cpu0.icache.replacements                226480                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15920007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15920007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       261614                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       261614                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6133618500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6133618500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16181621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16181621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016167                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016167                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23445.299181                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23445.299181                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        35132                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        35132                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       226482                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       226482                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5294981000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5294981000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013996                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013996                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23379.257513                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23379.257513                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999153                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16146778                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           226515                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            71.283482                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999153                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32589725                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32589725                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16823389                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16823389                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16823389                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16823389                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4808908                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4808908                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4808908                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4808908                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 340152542026                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 340152542026                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 340152542026                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 340152542026                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21632297                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21632297                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21632297                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21632297                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.222302                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.222302                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.222302                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.222302                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70733.842699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70733.842699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70733.842699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70733.842699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20278337                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3875                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           359770                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             43                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.364725                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.116279                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1914331                       # number of writebacks
system.cpu0.dcache.writebacks::total          1914331                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2900854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2900854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2900854                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2900854                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1908054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1908054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1908054                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1908054                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 162451683602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 162451683602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 162451683602                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 162451683602                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088204                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088204                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088204                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088204                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85139.982203                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85139.982203                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85139.982203                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85139.982203                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1914331                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16230906                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16230906                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4167252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4167252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 291525677500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 291525677500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20398158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20398158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.204296                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.204296                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69956.335134                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69956.335134                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2312256                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2312256                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1854996                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1854996                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 157779584000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 157779584000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85056.562925                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85056.562925                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       592483                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        592483                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       641656                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       641656                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  48626864526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  48626864526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1234139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1234139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.519922                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.519922                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75783.386310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75783.386310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       588598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       588598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53058                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53058                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4672099602                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4672099602                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042992                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042992                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88056.459007                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88056.459007                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651058                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651058                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12851                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12851                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    212503000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    212503000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16535.911602                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16535.911602                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5791                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5791                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7060                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7060                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    171505000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    171505000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010634                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010634                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24292.492918                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24292.492918                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650111                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650111                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20237500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20237500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651252                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651252                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001752                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001752                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 17736.634531                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17736.634531                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19097500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19097500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001752                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001752                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 16737.510955                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16737.510955                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3721                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3721                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          722                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          722                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     25018500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     25018500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.162503                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.162503                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34651.662050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34651.662050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          722                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          722                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     24296500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     24296500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.162503                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.162503                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33651.662050                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33651.662050                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993300                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20047191                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1915297                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.466884                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993300                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999791                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999791                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47819067                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47819067                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              196669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              348196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 555                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              141157                       # number of demand (read+write) hits
system.l2.demand_hits::total                   686577                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             196669                       # number of overall hits
system.l2.overall_hits::.cpu0.data             348196                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                555                       # number of overall hits
system.l2.overall_hits::.cpu1.data             141157                       # number of overall hits
system.l2.overall_hits::total                  686577                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1565043                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1026163                       # number of demand (read+write) misses
system.l2.demand_misses::total                2625325                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29813                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1565043                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4306                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1026163                       # number of overall misses
system.l2.overall_misses::total               2625325                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2442807500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 154916620765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    367881999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  97314124308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     255041434572                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2442807500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 154916620765                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    367881999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  97314124308                       # number of overall miss cycles
system.l2.overall_miss_latency::total    255041434572                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          226482                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1913239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4861                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1167320                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3311902                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         226482                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1913239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4861                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1167320                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3311902                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.131635                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.818007                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.885826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792694                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.131635                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.818007                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.885826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792694                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81937.661423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98985.536349                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85434.741988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94833.008312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97146.614066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81937.661423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98985.536349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85434.741988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94833.008312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97146.614066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              78464                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3987                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.679960                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2025717                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              260900                       # number of writebacks
system.l2.writebacks::total                    260900                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          21147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            912                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               22137                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         21147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           912                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              22137                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1543896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1025251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2603188                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1543896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1025251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2173475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4776663                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2143860504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 138284822278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    323636499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  87017316308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 227769635589                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2143860504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 138284822278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    323636499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  87017316308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 197373074112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 425142709701                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.131556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.806954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.873483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.878295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.786010                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.131556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.806954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.873483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.878295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.442272                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71953.700420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89568.741857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76221.502355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84874.158921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87496.421922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71953.700420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89568.741857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76221.502355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84874.158921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90809.912289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89004.124784                       # average overall mshr miss latency
system.l2.replacements                        7265201                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       319574                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           319574                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       319574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       319574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2885836                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2885836                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2885840                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2885840                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2173475                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2173475                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 197373074112                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 197373074112                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90809.912289                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90809.912289                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                174                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       227500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       345500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              185                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.920455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.958763                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.940541                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1456.790123                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2446.236559                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1985.632184                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           172                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1627500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1844500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3472000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.948454                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.929730                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20343.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20048.913043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20186.046512                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           342                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                345                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          422                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              459                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1495000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1523500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          764                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            804                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.552356                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.925000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.570896                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3542.654028                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   770.270270                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3319.172113                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          418                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          455                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8615000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       727500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9342500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.547120                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.925000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.565920                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20610.047847                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19662.162162                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20532.967033                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6844                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46018                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          39235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85253                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4513597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3995346000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8508943500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.877402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.989558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.925687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98083.304359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101831.171148                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99808.141649                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1219                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          197                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1416                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        44799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        39038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4009405000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3596204500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7605609500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.854160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.984590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.910312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89497.645037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92120.613249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90719.008314                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        196669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             197224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2442807500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    367881999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2810689499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       226482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         231343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.131635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.885826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.147482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81937.661423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85434.741988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82379.011665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4246                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        34041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2143860504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    323636499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2467497003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.131556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.873483                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.147145                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71953.700420                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76221.502355                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72486.031638                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       341766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       140743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            482509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1519025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       986928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2505953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 150403023265                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  93318778308                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 243721801573                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1860791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1127671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2988462                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.816333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.875191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.838543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99012.868955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94554.798636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97257.131947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        19928                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          715                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20643                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1499097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       986213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2485310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 134275417278                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83421111808                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 217696529086                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.805624                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.874557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.831635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89570.866514                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84587.317150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87593.309924                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          208                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               208                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          397                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             397                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        71000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        71000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          605                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           605                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.656198                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.656198                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   178.841310                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   178.841310                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          394                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          394                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7623500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7623500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.651240                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.651240                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19348.984772                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19348.984772                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999409                       # Cycle average of tags in use
system.l2.tags.total_refs                     8664119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7265476                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.192505                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.004497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.419010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.765195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.038283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.840946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.931478                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.375070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.136956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.091265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.389554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59416692                       # Number of tag accesses
system.l2.tags.data_accesses                 59416692                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1906880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      98830464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        271744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      65616576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    138739648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          305365312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1906880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       271744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2178624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16697536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16697536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1544226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1025259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2167807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4771333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       260899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             260899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15736346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        815589034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2242542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        541494573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1144935792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2519998287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15736346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2242542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17978888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137794833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137794833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137794833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15736346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       815589034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2242542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       541494573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1144935792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2657793119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    257081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1535439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1022440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2165191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002395116500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15615                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15615                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7897449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             242135                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4771333                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260903                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4771333                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260903                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3822                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            275661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            271533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            267244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            235081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            241258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            334669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            436533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            403552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            345271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            370478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           283758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           237666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           228023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           253177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           274025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           299182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11722                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 159474573000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23785555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            248670404250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33523.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52273.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3714018                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  232936                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4771333                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1090964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  770173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  508456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  397245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  316568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  260321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  216809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  187932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  163210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  140233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 128112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 222592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 118353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  75822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  61421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  47481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  33338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1067236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.691026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.822413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.487979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       522365     48.95%     48.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       203384     19.06%     68.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57601      5.40%     73.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35525      3.33%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28261      2.65%     79.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22716      2.13%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18853      1.77%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16442      1.54%     84.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       162089     15.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1067236                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     304.648479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.139316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1739.597082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        15443     98.90%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           24      0.15%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           19      0.12%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           31      0.20%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           26      0.17%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           18      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           27      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            7      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            2      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            3      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            4      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15615                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.463529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.439238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12166     77.91%     77.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              387      2.48%     80.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2477     15.86%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              475      3.04%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               92      0.59%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15615                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              304455104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  910208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16452992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               305365312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16697792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2512.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       135.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2520.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  121176872500                       # Total gap between requests
system.mem_ctrls.avgGap                      24080.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1906880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     98268096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       271744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     65436160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    138572224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16452992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15736346.415206966922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 810948145.776773691177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2242541.596877623349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 540005706.620715260506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1143554140.999778032303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 135776756.627909928560                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1544226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1025259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2167807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       260903                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    912470789                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  74363813240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    146973376                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  44631840211                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 128615306634                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2945125484807                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30624.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48156.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34614.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43532.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59329.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11288200.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3714399360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1974253875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16361881200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          601928640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9565642320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53409337440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1555604640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87183047475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        719.469834                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3542937459                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4046380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 113587476041                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3905658540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2075906745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17603891340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          740018520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9565642320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53658063210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1346151360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88895332035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        733.600300                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3017622948                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4046380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 114112790552                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                438                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          220                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    142863170.454545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   277415646.939448                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          220    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        67000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    938362500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            220                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89746896000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  31429897500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15043798                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15043798                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15043798                       # number of overall hits
system.cpu1.icache.overall_hits::total       15043798                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5152                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5152                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5152                       # number of overall misses
system.cpu1.icache.overall_misses::total         5152                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    404563500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    404563500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    404563500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    404563500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15048950                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15048950                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15048950                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15048950                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000342                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000342                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78525.524068                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78525.524068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78525.524068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78525.524068                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4861                       # number of writebacks
system.cpu1.icache.writebacks::total             4861                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          291                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          291                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4861                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4861                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4861                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4861                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    381830500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    381830500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    381830500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    381830500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000323                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000323                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000323                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000323                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78549.783995                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78549.783995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78549.783995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78549.783995                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4861                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15043798                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15043798                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    404563500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    404563500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15048950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15048950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78525.524068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78525.524068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          291                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4861                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4861                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    381830500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    381830500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78549.783995                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78549.783995                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15187722                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4893                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3103.969344                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30102761                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30102761                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15367880                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15367880                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15367880                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15367880                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4203870                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4203870                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4203870                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4203870                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 290477754995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 290477754995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 290477754995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 290477754995                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19571750                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19571750                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19571750                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19571750                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214793                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214793                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214793                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214793                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69097.701640                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69097.701640                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69097.701640                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69097.701640                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5771097                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8525                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78214                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            144                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.785985                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.201389                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1167027                       # number of writebacks
system.cpu1.dcache.writebacks::total          1167027                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3042827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3042827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3042827                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3042827                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1161043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1161043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1161043                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1161043                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 101257271500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 101257271500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 101257271500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 101257271500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059322                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059322                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059322                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059322                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87212.335374                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87212.335374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87212.335374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87212.335374                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1167027                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15176107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15176107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3608943                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3608943                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 244037855500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 244037855500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18785050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18785050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192118                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192118                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67620.313067                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67620.313067                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2487590                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2487590                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1121353                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1121353                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97210993500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97210993500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86690.804323                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86690.804323                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       191773                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        191773                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       594927                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       594927                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46439899495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46439899495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       786700                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       786700                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.756231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.756231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78059.828340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78059.828340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       555237                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       555237                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4046278000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4046278000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.050451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.050451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101947.039557                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101947.039557                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583630                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583630                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8118                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8118                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    207881500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    207881500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013719                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013719                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25607.477211                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25607.477211                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7990                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7990                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    191863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    191863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013502                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013502                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24012.953692                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24012.953692                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          387                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          387                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2598500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2598500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591559                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591559                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000654                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000654                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6714.470284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6714.470284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          387                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          387                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2217500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2217500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000654                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000654                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5729.974160                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5729.974160                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       201000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       201000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       195000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       195000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          521                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            521                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          518                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          518                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     19527500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     19527500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1039                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1039                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.498556                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.498556                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 37697.876448                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 37697.876448                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     19009500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     19009500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.498556                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.498556                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 36697.876448                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 36697.876448                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.798680                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17715057                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1169188                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.151590                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.798680                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993709                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993709                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42681354                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42681354                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 121176793500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3222686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       580474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2993124                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7004301                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3985892                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             968                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1521                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2489                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92473                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        231344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2991342                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          605                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          605                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       679445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5746006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3504422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9944456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28989568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244964608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       622208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149398144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423974528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11255859                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16906624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14569737                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.186327                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397626                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11902336     81.69%     81.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2620069     17.98%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47332      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14569737                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6628883310                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2874355082                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         339787374                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1754880998                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7323436                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
