{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670472486203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670472486212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 22:08:06 2022 " "Processing started: Wed Dec 07 22:08:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670472486212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472486212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off PokemonFPGA -c PokemonFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472486212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670472487830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670472487830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_sr " "Found entity 1: i2s_sr" {  } { { "i2s_sr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s_sr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_xmit " "Found entity 1: i2s_xmit" {  } { { "i2s.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/i2s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rams.sv 4 4 " "Found 4 design units, including 4 entities, in source file rams.sv" { { "Info" "ISGN_ENTITY_NAME" "1 characterRAM " "Found entity 1: characterRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496771 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapRAM " "Found entity 2: mapRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496771 ""} { "Info" "ISGN_ENTITY_NAME" "3 startmenuRAM " "Found entity 3: startmenuRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496771 ""} { "Info" "ISGN_ENTITY_NAME" "4 collisionRAM " "Found entity 4: collisionRAM" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkm_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file pkm_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496776 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Character_Movement.sv(13) " "Verilog HDL information at Character_Movement.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670472496781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_movement.sv 1 1 " "Found 1 design units, including 1 entities, in source file character_movement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Character_Movement " "Found entity 1: Character_Movement" {  } { { "Character_Movement.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Character_Movement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/pokemon_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/pokemon_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc " "Found entity 1: Pokemon_soc" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_irq_mapper " "Found entity 1: Pokemon_soc_irq_mapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496907 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_rsp_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_rsp_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_mux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_mux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_cmd_demux " "Found entity 1: Pokemon_soc_mm_interconnect_0_cmd_demux" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496949 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496949 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496949 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496949 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670472496957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670472496969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670472496987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670472496988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_007_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496991 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_007 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_007" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670472496995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670472496995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_002_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496999 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router_002 " "Found entity 2: Pokemon_soc_mm_interconnect_0_router_002" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472496999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472496999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pokemon_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670472497003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pokemon_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Pokemon_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670472497003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_mm_interconnect_0_router_default_decode " "Found entity 1: Pokemon_soc_mm_interconnect_0_router_default_decode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497007 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_mm_interconnect_0_router " "Found entity 2: Pokemon_soc_mm_interconnect_0_router" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_usb_rst " "Found entity 1: Pokemon_soc_usb_rst" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_timer_0 " "Found entity 1: Pokemon_soc_timer_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sysid_qsys_0 " "Found entity 1: Pokemon_soc_sysid_qsys_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_spi_0 " "Found entity 1: Pokemon_soc_spi_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_pll_dffpipe_l2c " "Found entity 1: Pokemon_soc_sdram_pll_dffpipe_l2c" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497086 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram_pll_stdsync_sv6 " "Found entity 2: Pokemon_soc_sdram_pll_stdsync_sv6" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497086 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_sdram_pll_altpll_vg92 " "Found entity 3: Pokemon_soc_sdram_pll_altpll_vg92" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497086 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_sdram_pll " "Found entity 4: Pokemon_soc_sdram_pll" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_sdram_input_efifo_module " "Found entity 1: Pokemon_soc_sdram_input_efifo_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497096 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_sdram " "Found entity 2: Pokemon_soc_sdram" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_onchip_memory2_0 " "Found entity 1: Pokemon_soc_onchip_memory2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0 " "Found entity 1: Pokemon_soc_nios2_gen2_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "6 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "7 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "8 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "9 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "10 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "11 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "12 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "13 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "14 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "15 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "16 Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Pokemon_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "17 Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "18 Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "19 Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "20 Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""} { "Info" "ISGN_ENTITY_NAME" "21 Pokemon_soc_nios2_gen2_0_cpu " "Found entity 21: Pokemon_soc_nios2_gen2_0_cpu" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: Pokemon_soc_nios2_gen2_0_cpu_test_bench" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_leds_pio " "Found entity 1: Pokemon_soc_leds_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_keycode " "Found entity 1: Pokemon_soc_keycode" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_key " "Found entity 1: Pokemon_soc_key" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: Pokemon_soc_jtag_uart_0_sim_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497240 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pokemon_soc_jtag_uart_0_scfifo_w " "Found entity 2: Pokemon_soc_jtag_uart_0_scfifo_w" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497240 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pokemon_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: Pokemon_soc_jtag_uart_0_sim_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497240 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pokemon_soc_jtag_uart_0_scfifo_r " "Found entity 4: Pokemon_soc_jtag_uart_0_scfifo_r" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497240 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pokemon_soc_jtag_uart_0 " "Found entity 5: Pokemon_soc_jtag_uart_0" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_i2cslave_to_avlmm_bridge " "Found entity 1: altera_i2cslave_to_avlmm_bridge" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_avl_mst_intf_gen " "Found entity 1: altr_i2c_avl_mst_intf_gen" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altr_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altr_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_clk_cnt " "Found entity 1: altr_i2c_clk_cnt" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_clk_cnt.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_clk_cnt.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_condt_det.v(164) " "Verilog HDL warning at altr_i2c_condt_det.v(164): extended using \"x\" or \"z\"" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_condt_det.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670472497270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altr_i2c_condt_det.v(39) " "Verilog HDL Declaration information at altr_i2c_condt_det.v(39): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_condt_det.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670472497270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altr_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altr_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_condt_det " "Found entity 1: altr_i2c_condt_det" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_condt_det.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altr_i2c_databuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altr_i2c_databuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_databuffer " "Found entity 1: altr_i2c_databuffer" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_databuffer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_databuffer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497280 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_rxshifter.v(264) " "Verilog HDL warning at altr_i2c_rxshifter.v(264): extended using \"x\" or \"z\"" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_rxshifter.v" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670472497285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altr_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altr_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_rxshifter " "Found entity 1: altr_i2c_rxshifter" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_rxshifter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altr_i2c_slvfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altr_i2c_slvfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_slvfsm " "Found entity 1: altr_i2c_slvfsm" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_slvfsm.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_slvfsm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altr_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altr_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_spksupp " "Found entity 1: altr_i2c_spksupp" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_spksupp.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_spksupp.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altr_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altr_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txout " "Found entity 1: altr_i2c_txout" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_txout.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_txout.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497312 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_txshifter.v(224) " "Verilog HDL warning at altr_i2c_txshifter.v(224): extended using \"x\" or \"z\"" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_txshifter.v" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670472497316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/altr_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/altr_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txshifter " "Found entity 1: altr_i2c_txshifter" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_txshifter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_hex_digits_pio " "Found entity 1: Pokemon_soc_hex_digits_pio" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemon_soc/synthesis/submodules/pokemon_soc_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pokemon_soc_accumulate " "Found entity 1: Pokemon_soc_accumulate" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemonfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file pokemonfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PokemonFPGA " "Found entity 1: PokemonFPGA" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497359 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670472497363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Color_Mapper.sv(76) " "Verilog HDL Module Instantiation warning at Color_Mapper.sv(76): ignored dangling comma in List of Port Connections" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1670472497373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palettes.sv 1 1 " "Found 1 design units, including 1 entities, in source file palettes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palettes " "Found entity 1: palettes" {  } { { "palettes.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/palettes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472497391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472497391 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(318) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670472497424 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(328) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670472497424 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(338) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670472497424 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_sdram.v(682) " "Verilog HDL or VHDL warning at Pokemon_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670472497426 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Pokemon_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at Pokemon_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670472497427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PokemonFPGA " "Elaborating entity \"PokemonFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670472497835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "PokemonFPGA.sv" "hex_driver4" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472497852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc Pokemon_soc:u0 " "Elaborating entity \"Pokemon_soc\" for hierarchy \"Pokemon_soc:u0\"" {  } { { "PokemonFPGA.sv" "u0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472497882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_accumulate Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate " "Elaborating entity \"Pokemon_soc_accumulate\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_accumulate:accumulate\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "accumulate" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472497927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_hex_digits_pio Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"Pokemon_soc_hex_digits_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "hex_digits_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472497946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_i2cslave_to_avlmm_bridge Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0 " "Elaborating entity \"altera_i2cslave_to_avlmm_bridge\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "i2cslave_to_avlmm_bridge_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472497966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_i2cslave_to_avlmm_bridge.v(701) " "Verilog HDL assignment warning at altera_i2cslave_to_avlmm_bridge.v(701): truncated value with size 32 to match size of target (2)" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472497972 "|PokemonFPGA|Pokemon_soc:u0|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_spksupp Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_spksupp:i_altr_i2c_spksupp " "Elaborating entity \"altr_i2c_spksupp\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_spksupp:i_altr_i2c_spksupp\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_spksupp" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472497994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_condt_det Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_condt_det:i_altr_i2c_condt_det " "Elaborating entity \"altr_i2c_condt_det\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_condt_det:i_altr_i2c_condt_det\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_condt_det" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_databuffer Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_databuffer:tx_databuffer " "Elaborating entity \"altr_i2c_databuffer\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_databuffer:tx_databuffer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "tx_databuffer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altr_i2c_databuffer.v(48) " "Verilog HDL assignment warning at altr_i2c_databuffer.v(48): truncated value with size 32 to match size of target (1)" {  } { { "Pokemon_soc/synthesis/submodules/altr_i2c_databuffer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altr_i2c_databuffer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472498030 "|PokemonFPGA|Pokemon_soc:u0|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0|altr_i2c_databuffer:tx_databuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_slvfsm Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_slvfsm:i_altr_i2c_slvfsm " "Elaborating entity \"altr_i2c_slvfsm\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_slvfsm:i_altr_i2c_slvfsm\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_slvfsm" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_avl_mst_intf_gen Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen " "Elaborating entity \"altr_i2c_avl_mst_intf_gen\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_avl_mst_intf_gen" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_txshifter Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txshifter:i_altr_i2c_txshifter " "Elaborating entity \"altr_i2c_txshifter\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txshifter:i_altr_i2c_txshifter\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_txshifter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_rxshifter Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_rxshifter:i_altr_i2c_rxshifter " "Elaborating entity \"altr_i2c_rxshifter\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_rxshifter:i_altr_i2c_rxshifter\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_rxshifter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_txout Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txout:i_altr_i2c_txout " "Elaborating entity \"altr_i2c_txout\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_txout:i_altr_i2c_txout\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_txout" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_clk_cnt Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_clk_cnt:i_altr_i2c_clk_cnt " "Elaborating entity \"altr_i2c_clk_cnt\" for hierarchy \"Pokemon_soc:u0\|altera_i2cslave_to_avlmm_bridge:i2cslave_to_avlmm_bridge_0\|altr_i2c_clk_cnt:i_altr_i2c_clk_cnt\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_clk_cnt" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Pokemon_soc_jtag_uart_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "jtag_uart_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_w Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_w\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472498500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472498500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472498500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472498500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472498500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472498500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472498500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472498500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472498500 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472498500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472498574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472498574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472498618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472498618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472498663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472498663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472498740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472498740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472498825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472498825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472498907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472498907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_w:the_Pokemon_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_jtag_uart_0_scfifo_r Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"Pokemon_soc_jtag_uart_0_scfifo_r\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|Pokemon_soc_jtag_uart_0_scfifo_r:the_Pokemon_soc_jtag_uart_0_scfifo_r\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "the_Pokemon_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472498969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "Pokemon_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472499368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472499393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472499393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472499393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472499393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472499393 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472499393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pokemon_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_key Pokemon_soc:u0\|Pokemon_soc_key:key " "Elaborating entity \"Pokemon_soc_key\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_key:key\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "key" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_keycode Pokemon_soc:u0\|Pokemon_soc_keycode:keycode " "Elaborating entity \"Pokemon_soc_keycode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_keycode:keycode\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "keycode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_leds_pio Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio " "Elaborating entity \"Pokemon_soc_leds_pio\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_leds_pio:leds_pio\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "leds_pio" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Pokemon_soc_nios2_gen2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "nios2_gen2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_test_bench Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_test_bench:the_Pokemon_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500669 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472500669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472500757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472500757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_a_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_register_bank_b_module:Pokemon_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472500985 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472500985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472500999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501398 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472501398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472501486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472501486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_ocimem\|Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:Pokemon_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501745 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472501745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_nios2_gen2_0:nios2_gen2_0\|Pokemon_soc_nios2_gen2_0_cpu:cpu\|Pokemon_soc_nios2_gen2_0_cpu_nios2_oci:the_Pokemon_soc_nios2_gen2_0_cpu_nios2_oci\|Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_Pokemon_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Pokemon_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_onchip_memory2_0 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Pokemon_soc_onchip_memory2_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "onchip_memory2_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Pokemon_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Pokemon_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472501875 ""}  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472501875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ig1 " "Found entity 1: altsyncram_4ig1" {  } { { "db/altsyncram_4ig1.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472501963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472501963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ig1 Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated " "Elaborating entity \"altsyncram_4ig1\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4ig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472501969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram Pokemon_soc:u0\|Pokemon_soc_sdram:sdram " "Elaborating entity \"Pokemon_soc_sdram\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_input_efifo_module Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module " "Elaborating entity \"Pokemon_soc_sdram_input_efifo_module\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram:sdram\|Pokemon_soc_sdram_input_efifo_module:the_Pokemon_soc_sdram_input_efifo_module\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "the_Pokemon_soc_sdram_input_efifo_module" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll " "Elaborating entity \"Pokemon_soc_sdram_pll\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sdram_pll" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_stdsync_sv6 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Pokemon_soc_sdram_pll_stdsync_sv6\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_dffpipe_l2c Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Pokemon_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_stdsync_sv6:stdsync2\|Pokemon_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sdram_pll_altpll_vg92 Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"Pokemon_soc_sdram_pll_altpll_vg92\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sdram_pll:sdram_pll\|Pokemon_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "sd1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_spi_0 Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0 " "Elaborating entity \"Pokemon_soc_spi_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_spi_0:spi_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "spi_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_sysid_qsys_0 Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Pokemon_soc_sysid_qsys_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "sysid_qsys_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_timer_0 Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0 " "Elaborating entity \"Pokemon_soc_timer_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_timer_0:timer_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "timer_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_usb_rst Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst " "Elaborating entity \"Pokemon_soc_usb_rst\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_usb_rst:usb_rst\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "usb_rst" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "mm_interconnect_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472502657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "accumulate_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472503865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router:router\|Pokemon_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_002_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_002:router_002\|Pokemon_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_router_007_default_decode Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_router_007:router_007\|Pokemon_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_cmd_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_demux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 5910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_rsp_mux Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472504997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505130 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670472505139 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670472505140 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670472505140 "|PokemonFPGA|Pokemon_soc:u0|Pokemon_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0.v" 6946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pokemon_soc_irq_mapper Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper " "Elaborating entity \"Pokemon_soc_irq_mapper\" for hierarchy \"Pokemon_soc:u0\|Pokemon_soc_irq_mapper:irq_mapper\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "irq_mapper" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Pokemon_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pokemon_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pokemon_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "Pokemon_soc/synthesis/Pokemon_soc.v" "rst_controller_001" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/Pokemon_soc.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vc " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vc\"" {  } { { "PokemonFPGA.sv" "vc" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(52) " "Verilog HDL assignment warning at VGA_controller.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505695 "|PokemonFPGA|vga_controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(55) " "Verilog HDL assignment warning at VGA_controller.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/VGA_controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505695 "|PokemonFPGA|vga_controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "PokemonFPGA.sv" "cm" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(83) " "Verilog HDL assignment warning at Color_Mapper.sv(83): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505713 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(88) " "Verilog HDL assignment warning at Color_Mapper.sv(88): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505713 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(98) " "Verilog HDL assignment warning at Color_Mapper.sv(98): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505713 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(103) " "Verilog HDL assignment warning at Color_Mapper.sv(103): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505714 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(106) " "Verilog HDL assignment warning at Color_Mapper.sv(106): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505714 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(109) " "Verilog HDL assignment warning at Color_Mapper.sv(109): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505714 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(112) " "Verilog HDL assignment warning at Color_Mapper.sv(112): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505715 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(117) " "Verilog HDL assignment warning at Color_Mapper.sv(117): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505715 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(120) " "Verilog HDL assignment warning at Color_Mapper.sv(120): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505715 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(123) " "Verilog HDL assignment warning at Color_Mapper.sv(123): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505715 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(126) " "Verilog HDL assignment warning at Color_Mapper.sv(126): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505715 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(131) " "Verilog HDL assignment warning at Color_Mapper.sv(131): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505716 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(134) " "Verilog HDL assignment warning at Color_Mapper.sv(134): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505716 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(137) " "Verilog HDL assignment warning at Color_Mapper.sv(137): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505716 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(140) " "Verilog HDL assignment warning at Color_Mapper.sv(140): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505716 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(145) " "Verilog HDL assignment warning at Color_Mapper.sv(145): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505717 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(148) " "Verilog HDL assignment warning at Color_Mapper.sv(148): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505717 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(151) " "Verilog HDL assignment warning at Color_Mapper.sv(151): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505717 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(154) " "Verilog HDL assignment warning at Color_Mapper.sv(154): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505717 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(166) " "Verilog HDL assignment warning at Color_Mapper.sv(166): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505718 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(238) " "Verilog HDL assignment warning at Color_Mapper.sv(238): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505719 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(241) " "Verilog HDL assignment warning at Color_Mapper.sv(241): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505719 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(244) " "Verilog HDL assignment warning at Color_Mapper.sv(244): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505720 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(245) " "Verilog HDL assignment warning at Color_Mapper.sv(245): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505720 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(269) " "Verilog HDL assignment warning at Color_Mapper.sv(269): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505720 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(272) " "Verilog HDL assignment warning at Color_Mapper.sv(272): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505720 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(275) " "Verilog HDL assignment warning at Color_Mapper.sv(275): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505720 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(276) " "Verilog HDL assignment warning at Color_Mapper.sv(276): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505720 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(300) " "Verilog HDL assignment warning at Color_Mapper.sv(300): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505721 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(303) " "Verilog HDL assignment warning at Color_Mapper.sv(303): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505721 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(306) " "Verilog HDL assignment warning at Color_Mapper.sv(306): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505721 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(307) " "Verilog HDL assignment warning at Color_Mapper.sv(307): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505721 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(331) " "Verilog HDL assignment warning at Color_Mapper.sv(331): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505722 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(334) " "Verilog HDL assignment warning at Color_Mapper.sv(334): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505722 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(337) " "Verilog HDL assignment warning at Color_Mapper.sv(337): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505722 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(338) " "Verilog HDL assignment warning at Color_Mapper.sv(338): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505722 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(366) " "Verilog HDL assignment warning at Color_Mapper.sv(366): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505722 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(369) " "Verilog HDL assignment warning at Color_Mapper.sv(369): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505723 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(372) " "Verilog HDL assignment warning at Color_Mapper.sv(372): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505723 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(373) " "Verilog HDL assignment warning at Color_Mapper.sv(373): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505723 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(397) " "Verilog HDL assignment warning at Color_Mapper.sv(397): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505723 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(400) " "Verilog HDL assignment warning at Color_Mapper.sv(400): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505723 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(403) " "Verilog HDL assignment warning at Color_Mapper.sv(403): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505724 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(404) " "Verilog HDL assignment warning at Color_Mapper.sv(404): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505724 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(428) " "Verilog HDL assignment warning at Color_Mapper.sv(428): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505724 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(431) " "Verilog HDL assignment warning at Color_Mapper.sv(431): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505724 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(434) " "Verilog HDL assignment warning at Color_Mapper.sv(434): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505724 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(435) " "Verilog HDL assignment warning at Color_Mapper.sv(435): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505724 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(459) " "Verilog HDL assignment warning at Color_Mapper.sv(459): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505725 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(462) " "Verilog HDL assignment warning at Color_Mapper.sv(462): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505725 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(465) " "Verilog HDL assignment warning at Color_Mapper.sv(465): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505725 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(466) " "Verilog HDL assignment warning at Color_Mapper.sv(466): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505725 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(495) " "Verilog HDL assignment warning at Color_Mapper.sv(495): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505726 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(498) " "Verilog HDL assignment warning at Color_Mapper.sv(498): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505726 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(501) " "Verilog HDL assignment warning at Color_Mapper.sv(501): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505726 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(502) " "Verilog HDL assignment warning at Color_Mapper.sv(502): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505726 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(526) " "Verilog HDL assignment warning at Color_Mapper.sv(526): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505727 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(529) " "Verilog HDL assignment warning at Color_Mapper.sv(529): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505727 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(532) " "Verilog HDL assignment warning at Color_Mapper.sv(532): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505727 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(533) " "Verilog HDL assignment warning at Color_Mapper.sv(533): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505727 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(557) " "Verilog HDL assignment warning at Color_Mapper.sv(557): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505727 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(560) " "Verilog HDL assignment warning at Color_Mapper.sv(560): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505728 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(563) " "Verilog HDL assignment warning at Color_Mapper.sv(563): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505728 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(564) " "Verilog HDL assignment warning at Color_Mapper.sv(564): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505728 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(588) " "Verilog HDL assignment warning at Color_Mapper.sv(588): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505728 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(591) " "Verilog HDL assignment warning at Color_Mapper.sv(591): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505728 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(594) " "Verilog HDL assignment warning at Color_Mapper.sv(594): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505729 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(595) " "Verilog HDL assignment warning at Color_Mapper.sv(595): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505729 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(623) " "Verilog HDL assignment warning at Color_Mapper.sv(623): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505729 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(626) " "Verilog HDL assignment warning at Color_Mapper.sv(626): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505729 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(629) " "Verilog HDL assignment warning at Color_Mapper.sv(629): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505729 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(630) " "Verilog HDL assignment warning at Color_Mapper.sv(630): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505729 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(654) " "Verilog HDL assignment warning at Color_Mapper.sv(654): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505730 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(657) " "Verilog HDL assignment warning at Color_Mapper.sv(657): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505730 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(660) " "Verilog HDL assignment warning at Color_Mapper.sv(660): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505730 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(661) " "Verilog HDL assignment warning at Color_Mapper.sv(661): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505730 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(685) " "Verilog HDL assignment warning at Color_Mapper.sv(685): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505731 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(688) " "Verilog HDL assignment warning at Color_Mapper.sv(688): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505731 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(691) " "Verilog HDL assignment warning at Color_Mapper.sv(691): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505731 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(692) " "Verilog HDL assignment warning at Color_Mapper.sv(692): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505731 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Color_Mapper.sv(716) " "Verilog HDL assignment warning at Color_Mapper.sv(716): truncated value with size 4 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505732 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(719) " "Verilog HDL assignment warning at Color_Mapper.sv(719): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505732 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(722) " "Verilog HDL assignment warning at Color_Mapper.sv(722): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505732 "|PokemonFPGA|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(723) " "Verilog HDL assignment warning at Color_Mapper.sv(723): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472505732 "|PokemonFPGA|color_mapper:cm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(223) " "Verilog HDL Case Statement information at Color_Mapper.sv(223): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 223 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670472505733 "|PokemonFPGA|color_mapper:cm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(737) " "Verilog HDL Case Statement information at Color_Mapper.sv(737): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 737 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670472505734 "|PokemonFPGA|color_mapper:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterRAM color_mapper:cm\|characterRAM:CharacterRAM " "Elaborating entity \"characterRAM\" for hierarchy \"color_mapper:cm\|characterRAM:CharacterRAM\"" {  } { { "Color_Mapper.sv" "CharacterRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505871 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6612 0 6612 RAMs.sv(14) " "Verilog HDL warning at RAMs.sv(14): number of words (6612) in memory file does not match the number of elements in the address range \[0:6612\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1670472505881 "|PokemonFPGA|color_mapper:cm|characterRAM:CharacterRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapRAM color_mapper:cm\|mapRAM:mapRAM " "Elaborating entity \"mapRAM\" for hierarchy \"color_mapper:cm\|mapRAM:mapRAM\"" {  } { { "Color_Mapper.sv" "mapRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472505983 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76800 0 76800 RAMs.sv(39) " "Verilog HDL warning at RAMs.sv(39): number of words (76800) in memory file does not match the number of elements in the address range \[0:76800\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1670472506158 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startmenuRAM color_mapper:cm\|startmenuRAM:startmenuRAM " "Elaborating entity \"startmenuRAM\" for hierarchy \"color_mapper:cm\|startmenuRAM:startmenuRAM\"" {  } { { "Color_Mapper.sv" "startmenuRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472543787 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20000 0 20000 RAMs.sv(63) " "Verilog HDL warning at RAMs.sv(63): number of words (20000) in memory file does not match the number of elements in the address range \[0:20000\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 63 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1670472543819 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(109) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(109): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543819 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(110) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(110): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(111) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(111): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(112) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(112): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(113) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(113): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(114) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(114): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(115) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(115): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(116) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(116): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(117) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(117): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(118) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(118): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(119) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(119): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(120) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(120): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(121) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(121): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(122) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(122): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(123) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(123): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543820 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(124) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(124): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(125) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(125): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(126) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(126): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(127) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(127): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(128) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(128): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(129) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(129): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(130) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(130): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(131) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(131): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(132) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(132): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(133) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(133): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(134) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(134): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(135) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(135): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(136) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(136): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(137) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(137): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(138) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(138): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(139) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(139): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(140) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(140): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(141) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(141): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(142) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(142): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543821 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(143) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(143): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(144) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(144): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(145) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(145): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(146) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(146): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(147) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(147): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(148) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(148): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(149) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(149): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(150) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(150): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(151) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(151): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(152) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(152): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(153) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(153): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(154) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(154): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(155) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(155): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(156) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(156): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(157) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(157): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(158) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(158): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(159) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(159): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(160) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(160): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(161) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(161): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543822 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(162) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(162): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(163) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(163): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(164) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(164): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(165) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(165): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(166) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(166): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(167) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(167): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(168) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(168): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(169) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(169): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(170) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(170): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543823 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(311) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(311): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(312) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(312): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(313) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(313): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(314) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(314): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(315) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(315): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(316) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(316): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(317) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(317): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(318) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(318): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(319) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(319): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(320) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(320): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(321) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(321): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(322) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(322): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(323) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(323): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(324) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(324): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(325) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(325): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(326) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(326): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543824 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(327) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(327): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(328) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(328): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(329) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(329): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(330) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(330): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(331) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(331): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(332) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(332): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(333) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(333): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(334) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(334): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(335) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(335): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(336) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(336): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(337) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(337): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(338) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(338): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(339) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(339): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(340) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(340): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(341) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(341): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(342) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(342): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(343) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(343): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(344) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(344): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(345) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(345): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543825 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(346) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(346): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(347) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(347): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(348) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(348): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(349) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(349): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(350) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(350): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(351) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(351): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(352) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(352): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(353) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(353): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(354) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(354): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(355) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(355): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(356) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(356): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(357) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(357): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(359) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(359): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(360) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(360): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(361) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(361): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(362) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(362): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(363) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(363): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543826 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(364) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(364): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(365) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(365): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(366) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(366): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(367) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(367): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(368) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(368): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(369) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(369): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(370) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(370): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(371) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(371): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(439) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(439): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(449) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(449): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(451) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(451): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(452) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(452): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(510) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(510): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(511) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(511): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(512) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(512): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(513) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(513): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543827 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(514) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(514): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(515) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(515): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(516) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(516): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(523) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(523): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(524) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(524): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(525) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(525): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(526) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(526): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(527) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(527): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(528) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(528): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(529) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(529): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(530) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(530): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(531) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(531): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(532) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(532): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(533) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(533): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(534) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(534): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(535) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(535): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(536) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(536): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(537) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(537): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(538) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(538): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543828 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(539) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(539): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(540) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(540): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(541) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(541): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(542) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(542): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(543) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(543): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(544) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(544): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(545) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(545): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(546) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(546): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(547) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(547): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(548) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(548): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(549) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(549): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(550) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(550): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(551) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(551): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(552) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(552): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(553) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(553): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(554) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(554): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543829 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(555) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(555): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(556) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(556): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(557) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(557): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(558) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(558): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(559) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(559): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(560) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(560): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(561) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(561): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(562) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(562): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(563) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(563): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(564) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(564): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(565) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(565): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(566) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(566): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(567) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(567): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(568) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(568): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(569) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(569): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(570) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(570): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(571) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(571): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(572) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(572): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543830 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(646) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(646): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(652) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(652): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(653) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(653): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(711) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(711): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(712) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(712): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(713) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(713): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(716) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(716): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(717) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(717): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(718) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(718): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(724) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(724): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(725) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(725): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(726) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(726): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(727) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(727): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(728) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(728): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(729) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(729): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(730) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(730): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(731) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(731): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543831 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(732) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(732): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(733) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(733): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(734) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(734): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(735) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(735): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(736) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(736): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(737) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(737): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(738) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(738): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(739) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(739): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(740) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(740): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(741) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(741): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(742) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(742): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(743) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(743): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(744) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(744): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(745) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(745): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(746) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(746): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(747) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(747): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(748) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(748): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(749) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(749): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543832 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(750) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(750): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(751) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(751): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(752) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(752): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(753) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(753): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(754) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(754): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(755) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(755): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(756) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(756): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(757) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(757): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(758) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(758): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(759) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(759): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(760) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(760): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(761) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(761): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(762) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(762): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(763) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(763): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(764) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(764): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(765) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(765): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(766) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(766): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(767) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(767): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(768) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(768): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543833 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(769) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(769): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(770) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(770): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(771) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(771): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(772) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(772): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(773) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(773): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(774) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(774): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(912) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(912): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(913) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(913): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(924) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(924): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(925) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(925): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(926) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(926): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(927) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(927): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(928) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(928): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(929) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(929): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(930) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(930): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(931) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(931): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(932) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(932): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543834 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(933) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(933): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(934) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(934): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(935) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(935): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(936) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(936): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(937) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(937): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(938) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(938): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(939) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(939): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(940) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(940): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(941) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(941): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(942) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(942): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(943) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(943): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(944) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(944): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(945) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(945): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(946) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(946): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(947) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(947): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(948) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(948): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(949) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(949): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(950) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(950): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(951) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(951): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543835 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(952) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(952): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(953) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(953): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(954) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(954): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(955) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(955): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(956) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(956): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(957) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(957): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(958) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(958): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(959) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(959): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(960) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(960): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(961) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(961): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(962) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(962): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(963) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(963): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(964) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(964): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(965) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(965): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(966) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(966): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543836 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(967) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(967): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(968) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(968): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(969) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(969): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(970) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(970): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(971) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(971): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(972) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(972): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(973) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(973): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(974) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(974): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(975) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(975): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1041) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1041): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1125) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1125): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1126) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1126): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543837 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1127) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1127): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1128) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1128): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1129) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1129): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1130) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1130): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1131) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1131): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1132) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1132): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1133) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1133): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1134) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1134): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1135) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1135): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1136) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1136): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1137) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1137): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1138) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1138): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1139) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1139): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1140) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1140): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1141) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1141): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1142) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1142): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1143) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1143): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1144) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1144): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543838 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1145) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1145): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1146) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1146): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1147) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1147): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1148) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1148): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1149) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1149): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1150) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1150): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1151) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1151): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1152) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1152): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1153) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1153): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1154) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1154): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1155) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1155): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1156) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1156): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1157) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1157): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1158) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1158): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1159) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1159): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1160) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1160): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1161) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1161): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1162) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1162): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1163) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1163): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543839 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1164) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1164): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1165) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1165): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1166) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1166): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1167) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1167): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1168) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1168): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1169) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1169): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1170) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1170): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1171) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1171): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1172) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1172): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1173) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1173): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1174) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1174): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1175) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1175): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1178) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1178): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543840 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1242) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1242): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1251) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1251): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1310) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1310): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1311) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1311): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1312) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1312): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1325) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1325): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1326) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1326): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1327) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1327): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1328) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1328): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1329) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1329): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1330) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1330): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1331) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1331): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1332) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1332): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543841 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1333) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1333): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1334) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1334): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1335) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1335): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1336) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1336): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1337) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1337): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1338) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1338): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1339) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1339): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1340) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1340): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1341) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1341): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1342) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1342): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1343) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1343): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1344) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1344): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1345) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1345): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1346) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1346): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1347) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1347): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1348) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1348): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1349) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1349): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543842 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1350) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1350): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1351) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1351): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1352) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1352): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1353) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1353): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1354) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1354): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1355) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1355): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1356) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1356): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1357) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1357): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1359) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1359): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1360) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1360): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1361) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1361): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1362) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1362): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1363) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1363): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1364) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1364): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1365) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1365): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1366) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1366): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1367) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1367): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543843 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1368) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1368): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1369) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1369): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1370) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1370): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1371) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1371): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1372) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1372): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1373) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1373): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1374) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1374): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1375) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1375): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1376) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1376): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1377) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1377): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1383) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1383): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1450) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1450): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543844 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1509) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1509): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1510) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1510): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1511) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1511): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1512) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1512): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1513) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1513): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1514) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1514): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1515) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1515): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1523) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1523): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1524) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1524): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1525) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1525): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1526) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1526): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1527) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1527): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1528) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1528): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1529) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1529): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1530) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1530): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1531) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1531): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1532) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1532): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1533) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1533): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1534) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1534): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543845 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1535) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1535): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1536) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1536): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1537) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1537): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1538) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1538): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1539) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1539): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1540) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1540): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1541) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1541): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1542) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1542): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1543) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1543): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1547) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1547): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1548) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1548): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1549) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1549): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1550) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1550): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1551) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1551): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1552) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1552): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1553) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1553): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1554) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1554): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543846 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1555) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1555): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1556) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1556): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1557) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1557): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1558) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1558): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1559) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1559): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1560) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1560): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1561) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1561): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1562) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1562): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1563) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1563): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1564) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1564): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1565) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1565): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1566) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1566): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1567) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1567): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1568) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1568): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1569) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1569): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1570) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1570): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1571) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1571): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1572) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1572): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1573) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1573): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543847 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1574) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1574): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1577) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1577): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1645) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1645): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1686) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1686): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1709) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1709): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1710) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1710): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1711) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1711): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1712) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1712): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1713) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1713): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1714) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1714): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543848 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1715) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1715): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1716) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1716): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1717) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1717): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1718) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1718): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1719) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1719): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1720) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1720): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1721) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1721): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1722) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1722): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1723) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1723): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1724) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1724): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1725) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1725): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1726) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1726): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1727) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1727): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1728) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1728): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1733) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1733): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1734) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1734): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1737) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1737): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1738) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1738): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543849 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1739) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1739): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1740) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1740): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1741) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1741): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1742) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1742): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1749) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1749): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1750) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1750): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1751) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1751): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1752) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1752): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1753) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1753): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1754) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1754): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1755) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1755): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1756) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1756): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1757) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1757): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1758) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1758): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1759) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1759): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1760) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1760): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1761) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1761): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1762) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1762): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543850 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1763) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1763): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1764) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1764): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1765) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1765): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1766) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1766): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1767) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1767): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1768) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1768): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1769) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1769): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1770) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1770): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1771) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1771): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1772) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1772): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1773) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1773): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1774) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1774): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1775) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1775): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543851 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1825) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1825): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1836) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1836): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1853) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1853): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1854) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1854): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1887) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1887): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1888) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1888): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1889) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1889): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1890) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1890): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1908) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1908): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1909) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1909): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1910) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1910): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1911) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1911): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1912) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1912): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1913) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1913): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1914) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1914): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543852 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1915) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1915): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1916) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1916): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1917) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1917): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1918) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1918): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1919) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1919): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1920) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1920): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1921) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1921): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1922) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1922): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1923) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1923): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1924) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1924): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1925) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1925): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1926) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1926): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1927) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1927): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1928) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1928): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1933) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1933): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1934) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1934): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1935) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1935): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543853 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1936) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1936): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1937) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1937): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1938) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1938): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1939) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1939): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1940) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1940): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1941) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1941): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1942) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1942): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1951) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1951): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1952) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1952): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1953) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1953): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1954) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1954): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1955) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1955): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1956) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1956): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1957) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1957): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1958) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1958): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1959) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1959): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543854 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1960) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1960): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1961) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1961): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1962) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1962): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1963) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1963): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1964) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1964): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1965) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1965): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1966) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1966): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1967) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1967): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1968) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1968): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1969) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1969): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1970) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1970): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1971) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1971): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1972) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1972): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1973) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1973): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1974) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1974): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543855 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(1979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(1979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 1979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2064) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2064): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2088) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2088): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2089) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2089): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2090) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2090): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2107) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2107): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2108) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2108): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2109) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2109): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2110) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2110): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2111) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2111): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2112) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2112): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2113) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2113): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2114) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2114): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2115) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2115): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2116) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2116): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543856 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2117) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2117): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2118) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2118): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2119) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2119): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2120) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2120): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2121) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2121): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2122) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2122): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2123) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2123): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2134) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2134): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2135) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2135): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2136) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2136): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2137) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2137): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2138) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2138): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2139) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2139): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2140) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2140): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2141) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2141): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2142) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2142): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2150) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2150): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2151) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2151): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543857 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2152) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2152): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2154) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2154): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2155) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2155): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2156) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2156): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2157) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2157): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2158) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2158): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2159) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2159): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2160) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2160): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2161) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2161): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2162) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2162): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2163) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2163): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2164) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2164): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2165) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2165): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2166) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2166): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2167) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2167): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2168) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2168): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2170) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2170): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543858 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2171) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2171): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2172) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2172): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2173) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2173): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2174) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2174): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2178) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2178): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2253) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2253): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2254) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2254): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2255) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2255): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2256) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2256): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2257) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2257): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2258) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2258): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2259) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2259): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2260) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2260): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2261) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2261): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543859 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2284) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2284): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2299) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2299): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2300) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2300): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2301) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2301): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2302) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2302): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2303) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2303): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2304) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2304): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2305) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2305): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2306) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2306): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2307) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2307): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2308) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2308): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2309) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2309): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2310) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2310): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2311) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2311): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2312) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2312): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2313) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2313): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2314) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2314): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2315) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2315): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543860 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2316) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2316): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2355) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2355): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2356) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2356): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2357) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2357): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2359) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2359): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2360) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2360): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2361) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2361): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2362) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2362): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2363) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2363): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2364) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2364): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2365) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2365): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2366) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2366): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2367) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2367): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2368) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2368): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2369) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2369): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2370) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2370): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543861 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2371) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2371): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2372) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2372): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2373) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2373): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2374) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2374): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2375) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2375): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2376) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2376): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2438) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2438): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2441) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2441): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2442) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2442): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2443) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2443): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2449) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2449): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2462) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2462): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2496) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2496): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2497) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2497): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543862 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2498) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2498): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2499) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2499): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2500) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2500): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2501) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2501): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2502) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2502): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2503) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2503): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2504) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2504): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2505) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2505): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2506) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2506): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2507) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2507): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2508) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2508): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2509) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2509): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2510) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2510): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2511) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2511): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2513) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2513): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2547) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2547): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2548) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2548): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2549) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2549): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543863 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2550) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2550): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2551) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2551): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2553) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2553): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2555) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2555): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2556) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2556): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2557) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2557): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2558) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2558): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2559) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2559): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2560) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2560): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2561) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2561): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2562) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2562): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2563) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2563): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2564) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2564): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2565) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2565): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2566) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2566): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2567) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2567): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2568) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2568): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543864 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2569) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2569): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2570) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2570): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2571) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2571): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2572) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2572): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2573) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2573): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2574) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2574): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2686) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2686): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2687) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2687): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2688) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2688): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2689) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2689): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2690) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2690): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2691) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2691): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2692) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2692): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543865 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2693) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2693): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2694) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2694): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2695) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2695): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2696) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2696): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2697) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2697): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2698) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2698): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2699) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2699): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2700) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2700): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2701) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2701): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2702) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2702): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2703) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2703): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2704) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2704): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2705) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2705): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2706) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2706): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2707) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2707): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2708) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2708): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2709) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2709): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543866 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2710) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2710): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2746) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2746): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2747) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2747): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2748) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2748): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2749) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2749): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2750) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2750): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2751) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2751): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2752) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2752): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2755) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2755): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2756) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2756): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2757) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2757): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2758) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2758): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2759) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2759): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2760) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2760): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2761) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2761): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2762) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2762): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543867 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2763) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2763): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2764) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2764): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2765) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2765): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2766) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2766): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2767) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2767): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2768) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2768): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2769) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2769): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2770) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2770): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2771) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2771): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2772) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2772): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2773) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2773): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2774) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2774): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2775) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2775): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543868 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2837) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2837): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2838) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2838): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2869) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2869): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2870) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2870): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2898) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2898): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2899) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2899): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543869 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2900) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2900): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2901) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2901): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2902) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2902): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2903) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2903): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2904) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2904): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2905) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2905): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2906) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2906): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2907) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2907): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2908) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2908): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2909) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2909): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2910) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2910): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2956) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2956): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2957) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2957): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2958) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2958): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2959) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2959): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2960) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2960): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2961) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2961): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543870 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2962) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2962): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2963) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2963): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2964) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2964): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2965) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2965): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2966) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2966): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2967) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2967): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2968) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2968): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2969) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2969): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2970) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2970): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2971) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2971): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2973) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2973): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2974) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2974): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2975) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2975): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543871 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(2999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(2999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 2999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543872 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3023) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3023): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3036) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3036): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3064) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3064): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3065) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3065): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3067) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3067): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3101) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3101): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3102) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3102): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3103) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3103): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3104) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3104): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3105) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3105): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3106) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3106): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543873 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3107) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3107): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3108) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3108): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3109) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3109): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3110) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3110): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3111) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3111): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3114) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3114): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3156) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3156): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3157) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3157): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3158) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3158): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3159) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3159): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3160) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3160): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3161) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3161): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3162) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3162): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3163) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3163): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3164) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3164): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3165) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3165): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3166) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3166): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3167) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3167): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543874 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3261) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3261): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3263) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3263): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3264) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3264): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543875 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3278) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3278): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3279) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3279): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3298) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3298): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3299) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3299): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3300) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3300): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3301) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3301): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3302) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3302): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3303) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3303): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3304) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3304): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3305) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3305): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3306) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3306): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3307) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3307): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3308) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3308): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3351) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3351): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3357) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3357): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543876 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3359) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3359): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3360) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3360): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3361) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3361): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3362) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3362): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3363) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3363): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3364) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3364): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3365) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3365): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3366) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3366): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3367) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3367): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543877 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3413) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3413): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3427) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3427): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3433) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3433): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3460) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3460): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3462) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3462): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3499) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3499): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3500) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3500): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3501) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3501): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3502) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3502): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3503) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3503): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3504) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3504): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3505) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3505): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3506) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3506): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3507) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3507): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3556) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3556): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3557) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3557): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543878 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3558) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3558): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3559) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3559): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3560) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3560): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3561) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3561): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3562) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3562): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3563) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3563): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3573) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3573): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3574) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3574): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543879 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3636) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3636): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3657) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3657): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3658) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3658): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3663) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3663): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3699) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3699): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3700) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3700): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3701) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3701): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3702) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3702): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3703) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3703): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3704) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3704): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3705) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3705): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3706) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3706): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3707) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3707): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3756) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3756): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3757) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3757): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543880 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3758) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3758): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3759) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3759): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3760) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3760): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3761) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3761): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3771) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3771): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3772) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3772): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3773) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3773): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3774) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3774): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3775) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3775): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3779) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3779): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3781) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3781): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3782) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3782): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3783) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3783): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543881 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543882 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3836) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3836): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3843) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3843): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3870) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3870): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3876) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3876): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3877) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3877): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3878) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3878): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3879) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3879): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3899) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3899): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3900) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3900): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3901) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3901): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3902) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3902): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3903) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3903): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3904) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3904): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543883 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3905) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3905): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3906) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3906): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3954) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3954): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3955) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3955): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3956) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3956): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3957) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3957): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3958) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3958): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3959) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3959): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3960) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3960): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3961) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3961): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3966) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3966): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3971) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3971): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543884 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3972) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3972): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543885 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3973) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3973): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543885 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3974) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3974): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543885 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3975) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3975): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543885 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543885 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543885 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543885 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543885 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543885 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543886 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(3999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(3999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 3999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4010) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4010): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543887 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4044) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4044): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4054) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4054): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4055) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4055): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4080) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4080): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4097) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4097): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4098) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4098): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4099) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4099): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4100) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4100): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4101) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4101): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4102) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4102): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543888 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4103) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4103): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4104) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4104): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4150) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4150): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4151) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4151): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4152) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4152): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4153) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4153): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4154) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4154): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4155) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4155): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4156) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4156): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4158) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4158): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4159) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4159): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543889 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4175) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4175): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4178) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4178): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543890 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4210) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4210): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4241) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4241): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543891 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4242) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4242): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4285) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4285): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4296) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4296): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4297) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4297): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4298) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4298): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4299) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4299): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4300) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4300): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4301) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4301): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4302) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4302): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4303) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4303): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4304) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4304): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4356) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4356): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4357) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4357): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543892 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4359) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4359): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4360) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4360): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4361) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4361): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4362) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4362): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4363) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4363): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4364) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4364): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4365) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4365): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4366) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4366): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4367) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4367): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4368) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4368): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4369) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4369): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4370) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4370): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4371) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4371): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4372) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4372): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4373) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4373): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4374) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4374): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543893 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4375) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4375): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4376) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4376): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4377) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4377): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4383) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4383): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4385) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4385): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543894 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4409) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4409): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4436) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4436): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4442) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4442): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4454) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4454): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4463) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4463): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4488) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4488): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4496) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4496): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4497) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4497): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543895 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4498) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4498): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4499) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4499): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4500) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4500): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4502) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4502): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4503) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4503): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4504) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4504): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4505) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4505): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4540) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4540): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4571) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4571): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4572) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4572): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4573) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4573): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4574) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4574): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4577) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4577): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543896 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4583) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4583): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4584) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4584): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4585) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4585): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4586) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4586): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4587) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4587): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543897 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4686) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4686): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4688) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4688): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4696) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4696): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4697) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4697): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4698) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4698): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4702) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4702): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4703) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4703): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4704) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4704): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4736) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4736): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543898 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4738) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4738): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4739) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4739): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4772) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4772): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4773) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4773): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4774) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4774): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4775) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4775): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4779) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4779): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4781) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4781): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4782) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4782): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4783) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4783): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543899 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543900 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4851) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4851): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4884) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4884): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4887) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4887): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4888) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4888): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4893) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4893): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4894) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4894): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4895) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4895): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4896) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4896): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4897) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4897): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4898) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4898): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4904) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4904): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4935) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4935): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4936) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4936): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4937) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4937): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4939) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4939): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543901 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4940) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4940): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4953) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4953): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4954) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4954): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4955) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4955): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4956) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4956): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4957) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4957): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4958) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4958): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4960) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4960): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4961) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4961): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4962) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4962): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4963) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4963): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4972) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4972): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4973) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4973): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4975) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4975): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543902 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543903 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(4999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(4999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 4999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5037) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5037): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5045) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5045): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5046) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5046): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5050) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5050): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5075) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5075): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5077) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5077): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5078) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5078): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5084) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5084): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543904 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5085) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5085): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5086) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5086): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5087) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5087): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5088) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5088): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5093) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5093): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5096) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5096): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5097) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5097): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5098) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5098): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5128) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5128): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5134) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5134): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5135) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5135): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5137) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5137): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5141) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5141): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5156) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5156): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5157) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5157): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5158) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5158): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5163) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5163): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543905 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5166) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5166): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5168) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5168): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5170) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5170): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5171) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5171): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5174) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5174): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5175) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5175): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5178) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5178): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543906 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5207) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5207): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5245) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5245): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543907 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5248) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5248): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5249) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5249): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5288) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5288): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5289) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5289): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5293) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5293): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5308) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5308): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5323) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5323): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5324) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5324): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5327) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5327): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5328) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5328): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5329) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5329): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5333) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5333): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5336) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5336): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5337) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5337): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5350) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5350): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543908 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5352) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5352): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5373) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5373): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5374) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5374): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5375) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5375): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5376) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5376): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5377) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5377): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5383) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5383): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5385) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5385): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543909 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5407) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5407): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5444) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5444): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5448) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5448): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543910 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5452) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5452): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5453) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5453): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5454) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5454): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5455) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5455): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5486) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5486): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5487) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5487): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5488) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5488): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5489) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5489): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5490) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5490): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5492) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5492): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5493) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5493): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5521) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5521): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5525) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5525): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5526) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5526): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5527) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5527): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5533) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5533): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543911 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5534) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5534): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5535) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5535): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5537) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5537): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5539) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5539): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5549) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5549): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5551) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5551): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5572) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5572): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5573) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5573): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5574) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5574): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5577) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5577): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543912 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5583) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5583): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5584) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5584): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5585) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5585): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543913 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5647) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5647): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5652) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5652): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5653) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5653): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5685) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5685): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5686) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5686): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5687) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5687): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5688) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5688): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5689) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5689): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5692) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5692): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543914 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5694) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5694): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5700) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5700): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5718) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5718): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5719) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5719): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5728) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5728): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5729) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5729): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5733) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5733): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5734) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5734): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5741) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5741): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5742) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5742): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5743) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5743): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5759) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5759): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5760) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5760): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5763) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5763): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5764) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5764): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543915 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5772) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5772): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5775) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5775): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5779) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5779): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5781) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5781): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5782) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5782): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5783) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5783): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543916 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5807) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5807): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5850) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5850): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5851) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5851): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5852) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5852): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5853) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5853): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5884) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5884): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5885) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5885): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5886) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5886): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5887) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5887): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5889) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5889): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5890) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5890): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5891) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5891): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5892) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5892): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543917 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5893) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5893): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5898) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5898): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5908) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5908): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5918) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5918): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5919) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5919): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5920) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5920): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5921) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5921): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5932) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5932): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5935) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5935): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5943) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5943): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5954) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5954): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5959) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5959): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5960) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5960): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5961) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5961): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5962) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5962): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5975) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5975): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543918 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543919 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(5999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(5999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 5999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6007) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6007): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6046) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6046): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6078) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6078): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6079) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6079): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6080) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6080): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6083) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6083): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6084) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6084): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6085) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6085): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6086) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6086): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6087) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6087): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543920 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6088) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6088): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6090) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6090): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6093) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6093): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6108) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6108): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6110) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6110): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6119) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6119): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6120) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6120): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6131) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6131): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6141) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6141): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6143) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6143): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6146) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6146): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6153) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6153): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6159) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6159): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6161) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6161): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6162) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6162): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543921 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6167) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6167): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6168) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6168): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6172) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6172): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6178) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6178): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543922 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6245) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6245): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6247) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6247): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6252) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6252): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6277) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6277): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543923 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6278) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6278): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6279) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6279): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6280) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6280): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6283) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6283): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6284) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6284): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6285) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6285): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6286) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6286): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6287) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6287): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6288) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6288): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6289) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6289): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6292) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6292): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6298) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6298): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6306) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6306): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6307) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6307): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6319) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6319): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6320) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6320): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543924 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6341) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6341): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6342) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6342): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6343) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6343): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6346) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6346): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6351) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6351): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6360) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6360): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6372) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6372): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6377) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6377): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6383) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6383): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543925 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6385) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6385): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543926 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6407) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6407): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6473) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6473): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6477) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6477): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6478) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6478): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6481) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6481): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6482) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6482): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6483) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6483): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6484) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6484): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6485) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6485): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6497) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6497): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6509) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6509): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6518) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6518): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6519) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6519): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6520) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6520): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6523) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6523): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6526) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6526): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543927 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6532) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6532): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6536) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6536): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6538) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6538): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6542) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6542): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6543) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6543): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6544) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6544): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6547) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6547): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6552) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6552): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6555) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6555): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6556) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6556): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6577) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6577): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543928 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6583) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6583): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6584) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6584): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6585) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6585): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6586) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6586): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6587) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6587): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543929 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6607) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6607): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6644) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6644): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6647) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6647): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6648) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6648): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6649) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6649): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6650) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6650): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6657) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6657): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6670) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6670): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6681) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6681): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6682) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6682): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6684) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6684): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6696) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6696): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543930 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6697) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6697): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6698) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6698): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6715) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6715): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6716) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6716): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6720) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6720): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6727) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6727): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6732) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6732): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6736) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6736): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6742) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6742): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6743) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6743): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6752) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6752): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6760) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6760): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6765) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6765): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543931 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6779) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6779): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6782) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6782): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6783) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6783): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543932 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6813) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6813): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6846) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6846): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6847) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6847): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6848) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6848): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6849) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6849): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6850) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6850): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6884) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6884): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6885) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6885): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6898) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6898): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543933 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6900) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6900): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6908) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6908): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6909) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6909): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6913) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6913): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6930) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6930): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6941) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6941): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6952) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6952): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6957) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6957): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6968) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6968): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543934 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543935 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(6999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(6999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 6999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7043) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7043): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7046) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7046): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7047) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7047): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7048) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7048): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7049) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7049): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7078) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7078): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7079) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7079): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7083) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7083): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7084) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7084): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7097) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7097): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7098) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7098): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7099) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7099): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543936 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7100) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7100): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7101) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7101): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7104) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7104): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7106) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7106): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7109) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7109): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7115) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7115): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7126) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7126): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7151) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7151): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7165) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7165): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7169) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7169): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7170) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7170): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7178) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7178): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543937 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543938 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7246) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7246): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7267) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7267): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7270) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7270): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7271) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7271): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7279) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7279): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7280) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7280): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7281) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7281): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7282) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7282): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7283) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7283): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7298) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7298): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543939 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7299) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7299): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7300) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7300): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7301) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7301): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7302) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7302): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7306) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7306): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7335) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7335): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7338) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7338): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7349) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7349): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7369) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7369): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7370) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7370): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7375) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7375): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7376) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7376): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7377) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7377): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543940 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7385) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7385): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543941 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7407) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7407): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7408) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7408): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7470) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7470): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7472) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7472): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7479) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7479): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7480) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7480): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7481) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7481): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7482) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7482): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7499) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7499): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7500) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7500): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7501) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7501): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7502) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7502): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543942 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7537) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7537): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7569) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7569): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7577) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7577): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543943 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7607) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7607): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7669) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7669): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7670) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7670): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7681) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7681): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7701) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7701): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7702) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7702): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7705) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7705): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7739) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7739): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543944 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7755) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7755): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7769) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7769): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7779) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7779): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7781) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7781): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543945 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7847) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7847): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7854) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7854): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7864) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7864): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7881) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7881): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7901) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7901): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7902) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7902): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7911) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7911): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7938) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7938): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7939) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7939): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543946 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7941) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7941): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7942) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7942): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7949) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7949): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7955) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7955): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7956) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7956): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7966) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7966): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543947 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(7999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(7999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 7999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8046) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8046): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8047) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8047): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8082) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8082): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8083) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8083): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8103) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8103): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8106) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8106): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8111) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8111): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8119) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8119): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543948 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8127) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8127): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8128) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8128): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8136) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8136): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8138) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8138): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8139) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8139): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8140) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8140): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8141) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8141): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8142) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8142): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8143) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8143): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8144) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8144): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8145) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8145): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8146) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8146): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8147) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8147): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8148) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8148): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8149) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8149): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8166) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8166): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543949 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8215) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8215): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8246) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8246): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8247) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8247): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8303) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8303): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543950 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8311) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8311): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8312) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8312): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8327) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8327): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8328) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8328): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8329) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8329): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8330) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8330): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8336) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8336): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8342) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8342): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8343) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8343): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8344) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8344): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8347) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8347): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8348) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8348): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8349) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8349): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8350) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8350): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8352) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8352): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8361) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8361): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543951 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8443) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8443): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8446) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8446): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8447) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8447): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8454) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8454): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8456) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8456): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8461) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8461): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543952 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8462) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8462): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8502) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8502): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8503) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8503): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8504) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8504): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8511) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8511): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8512) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8512): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8514) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8514): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8525) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8525): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8529) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8529): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8531) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8531): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8532) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8532): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8533) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8533): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8535) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8535): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8548) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8548): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8549) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8549): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543953 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8550) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8550): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8552) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8552): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8553) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8553): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8610) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8610): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8646) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8646): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543954 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8654) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8654): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8660) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8660): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8662) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8662): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8704) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8704): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8708) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8708): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8712) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8712): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8713) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8713): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8721) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8721): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8731) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8731): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8732) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8732): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8733) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8733): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8734) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8734): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8749) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8749): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8750) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8750): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8753) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8753): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543955 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8754) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8754): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8757) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8757): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8758) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8758): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8759) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8759): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8773) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8773): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8774) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8774): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8779) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8779): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8781) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8781): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8782) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8782): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543956 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8810) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8810): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8844) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8844): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8855) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8855): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8860) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8860): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8861) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8861): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8903) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8903): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8908) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8908): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8912) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8912): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8915) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8915): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8916) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8916): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8917) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8917): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8919) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8919): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8920) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8920): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8921) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8921): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8922) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8922): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543957 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8923) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8923): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8924) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8924): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8925) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8925): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8933) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8933): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8934) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8934): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8936) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8936): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8951) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8951): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8970) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8970): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543958 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(8999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(8999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 8999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9010) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9010): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9061) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9061): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9104) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9104): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9105) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9105): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543959 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9112) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9112): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9114) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9114): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9117) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9117): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9118) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9118): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9120) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9120): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9122) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9122): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9123) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9123): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9124) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9124): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9125) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9125): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9135) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9135): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9137) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9137): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9151) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9151): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9152) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9152): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543960 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9155) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9155): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9159) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9159): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9162) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9162): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9163) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9163): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9164) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9164): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543961 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9211) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9211): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9304) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9304): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9305) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9305): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9306) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9306): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543962 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9309) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9309): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9310) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9310): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9312) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9312): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9363) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9363): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9364) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9364): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9366) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9366): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9367) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9367): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543963 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9412) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9412): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9505) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9505): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9506) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9506): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9512) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9512): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543964 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9613) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9613): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9647) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9647): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9654) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9654): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9655) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9655): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9657) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9657): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9705) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9705): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9710) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9710): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543965 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9854) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9854): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9856) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9856): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9857) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9857): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543966 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9907) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9907): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(9999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(9999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 9999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543967 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10214) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10214): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10250) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10250): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543968 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10251) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10251): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10254) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10254): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10255) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10255): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10256) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10256): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10261) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10261): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10305) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10305): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543969 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10452) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10452): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10503) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10503): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10504) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10504): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10505) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10505): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10506) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10506): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10507) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10507): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10508) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10508): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10526) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10526): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10539) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10539): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10555) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10555): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543970 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10556) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10556): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10701) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10701): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10702) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10702): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543971 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10709) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10709): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10710) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10710): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10752) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10752): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10753) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10753): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10754) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10754): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543972 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10903) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10903): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10906) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10906): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10916) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10916): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10967) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10967): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10968) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10968): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10969) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10969): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10970) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10970): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10973) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10973): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543973 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(10999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(10999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 10999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11103) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11103): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11166) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11166): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11172) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11172): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11174) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11174): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543974 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11276) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11276): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543975 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11280) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11280): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11281) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11281): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11374) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11374): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11375) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11375): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11376) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11376): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11377) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11377): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543976 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11474) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11474): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11477) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11477): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11480) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11480): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11482) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11482): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11544) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11544): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543977 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11574) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11574): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11577) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11577): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543978 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11616) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11616): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11682) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11682): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11683) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11683): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11684) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11684): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11730) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11730): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11738) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11738): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11742) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11742): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11743) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11743): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11747) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11747): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11774) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11774): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11775) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11775): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543979 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11818) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11818): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543980 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11877) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11877): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11878) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11878): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11882) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11882): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11883) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11883): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11917) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11917): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11928) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11928): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11930) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11930): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11931) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11931): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11932) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11932): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11937) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11937): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11938) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11938): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11943) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11943): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11944) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11944): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11945) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11945): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543981 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11974) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11974): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11975) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11975): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(11999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(11999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 11999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12058) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12058): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543982 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12080) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12080): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12111) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12111): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12114) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12114): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12117) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12117): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12121) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12121): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12127) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12127): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12128) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12128): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12129) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12129): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12131) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12131): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12145) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12145): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12160) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12160): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543983 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12280) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12280): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12305) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12305): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12307) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12307): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12308) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12308): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12313) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12313): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12314) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12314): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12363) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12363): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543984 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12366) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12366): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12374) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12374): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543985 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12484) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12484): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12491) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12491): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12496) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12496): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12501) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12501): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12502) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12502): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12503) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12503): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12507) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12507): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12508) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12508): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12587) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12587): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543986 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12696) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12696): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12701) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12701): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12714) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12714): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12783) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12783): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543987 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543988 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12886) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12886): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12894) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12894): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12916) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12916): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543989 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(12999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(12999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 12999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13086) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13086): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543990 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543991 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13247) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13247): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13287) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13287): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13322) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13322): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543992 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13383) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13383): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13385) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13385): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543993 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13409) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13409): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13412) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13412): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13414) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13414): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13583) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13583): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543994 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13584) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13584): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13585) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13585): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13586) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13586): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13587) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13587): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13606) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13606): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543995 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13648) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13648): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13685) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13685): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543996 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13849) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13849): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13886) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13886): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13960) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13960): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13961) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13961): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13962) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13962): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13963) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13963): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543997 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(13995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(13995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 13995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14146) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14146): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14147) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14147): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14148) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14148): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14149) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14149): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14150) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14150): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14151) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14151): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14152) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14152): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14153) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14153): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14157) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14157): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14158) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14158): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543998 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14159) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14159): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14160) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14160): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14161) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14161): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14162) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14162): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14163) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14163): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14251) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14251): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14252) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14252): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14254) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14254): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472543999 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14347) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14347): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14348) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14348): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14349) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14349): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14350) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14350): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14351) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14351): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14352) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14352): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14356) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14356): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14357) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14357): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14359) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14359): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14360) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14360): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14361) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14361): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544000 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14451) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14451): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14550) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14550): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14551) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14551): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14587) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14587): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544001 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544002 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14840) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14840): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544003 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(14999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(14999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 14999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15056) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15056): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15057) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15057): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15059) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15059): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15061) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15061): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544004 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15250) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15250): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15255) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15255): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15258) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15258): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15261) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15261): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544005 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15262) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15262): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15263) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15263): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15265) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15265): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15356) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15356): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15357) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15357): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544006 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15455) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15455): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15456) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15456): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15457) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15457): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544007 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15458) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15458): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15459) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15459): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15462) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15462): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15584) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15584): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15585) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15585): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15586) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15586): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15587) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15587): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544008 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15642) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15642): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15643) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15643): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15652) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15652): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15653) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15653): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15655) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15655): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15656) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15656): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15657) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15657): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15658) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15658): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15659) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15659): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15667) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15667): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544009 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15852) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15852): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15854) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15854): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15855) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15855): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15856) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15856): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15857) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15857): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544010 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15862) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15862): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15863) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15863): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(15993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(15993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 15993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544011 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16042) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16042): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16043) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16043): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16044) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16044): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16053) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16053): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16054) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16054): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16055) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16055): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16056) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16056): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16057) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16057): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544012 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16242) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16242): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16243) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16243): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16244) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16244): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16245) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16245): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16246) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16246): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16247) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16247): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544013 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16254) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16254): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16255) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16255): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16256) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16256): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16383) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16383): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16385) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16385): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544014 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16442) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16442): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16443) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16443): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16444) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16444): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16445) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16445): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16446) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16446): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16447) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16447): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16454) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16454): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16455) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16455): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544015 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16583) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16583): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16584) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16584): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16585) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16585): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16586) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16586): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16587) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16587): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16642) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16642): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16643) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16643): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16644) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16644): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544016 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16645) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16645): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16646) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16646): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16647) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16647): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16648) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16648): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16654) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16654): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16656) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16656): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16781) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16781): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16782) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16782): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16783) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16783): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544017 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16844) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16844): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16845) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16845): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16846) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16846): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16847) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16847): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16848) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16848): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16849) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16849): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16854) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16854): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16861) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16861): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544018 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544019 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(16995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(16995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 16995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17045) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17045): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17046) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17046): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17047) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17047): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17048) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17048): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17049) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17049): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17178) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17178): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544020 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544021 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17246) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17246): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17247) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17247): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17248) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17248): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17249) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17249): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17256) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17256): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17376) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17376): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17377) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17377): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544022 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17383) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17383): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17385) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17385): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544023 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17420) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17420): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17441) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17441): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17446) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17446): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17447) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17447): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17448) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17448): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17449) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17449): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17456) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17456): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17577) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17577): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544024 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17583) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17583): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17584) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17584): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544025 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17619) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17619): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17620) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17620): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17641) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17641): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17645) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17645): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17647) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17647): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17648) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17648): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17649) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17649): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17656) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17656): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17657) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17657): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17779) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17779): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544026 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17781) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17781): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17782) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17782): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17783) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17783): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544027 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17845) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17845): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17846) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17846): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17847) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17847): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17848) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17848): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17849) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17849): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544028 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(17996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(17996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 17996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18044) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18044): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544029 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18045) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18045): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18046) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18046): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18047) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18047): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18048) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18048): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18049) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18049): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18050) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18050): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18057) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18057): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18058) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18058): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18151) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18151): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18152) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18152): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18153) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18153): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18154) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18154): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18155) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18155): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544030 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18156) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18156): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18157) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18157): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18158) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18158): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18159) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18159): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18160) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18160): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18178) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18178): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544031 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18240) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18240): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544032 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18243) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18243): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18244) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18244): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18245) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18245): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18246) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18246): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18247) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18247): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18248) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18248): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18249) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18249): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18250) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18250): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18257) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18257): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18258) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18258): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18259) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18259): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18277) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18277): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18350) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18350): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18351) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18351): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544033 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18352) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18352): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18353) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18353): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18354) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18354): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18355) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18355): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18356) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18356): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18357) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18357): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18376) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18376): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18377) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18377): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544034 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18383) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18383): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18385) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18385): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544035 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18422) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18422): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18429) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18429): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18440) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18440): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18443) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18443): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18446) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18446): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18447) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18447): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18448) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18448): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18450) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18450): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18451) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18451): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18454) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18454): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18456) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18456): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18457) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18457): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18458) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18458): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544036 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18459) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18459): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18477) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18477): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18478) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18478): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18551) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18551): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18552) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18552): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18553) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18553): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18554) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18554): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18555) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18555): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18556) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18556): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18557) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18557): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18570) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18570): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18574) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18574): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544037 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18577) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18577): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18583) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18583): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18584) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18584): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18585) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18585): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18586) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18586): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18587) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18587): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544038 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18639) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18639): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18644) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18644): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18646) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18646): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18647) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18647): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544039 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18648) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18648): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18649) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18649): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18650) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18650): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18651) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18651): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18652) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18652): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18653) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18653): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18654) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18654): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18655) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18655): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18656) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18656): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18657) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18657): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18658) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18658): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18662) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18662): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18663) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18663): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544040 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18664) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18664): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18665) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18665): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18666) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18666): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18668) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18668): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18669) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18669): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18670) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18670): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18671) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18671): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18675) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18675): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18676) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18676): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18677) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18677): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18755) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18755): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18756) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18756): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18767) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18767): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544041 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18768) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18768): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18769) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18769): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18770) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18770): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18771) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18771): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18772) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18772): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18773) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18773): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18774) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18774): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18775) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18775): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18779) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18779): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18781) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18781): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18782) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18782): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544042 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18783) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18783): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544043 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18838) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18838): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18839) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18839): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18844) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18844): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18845) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18845): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18846) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18846): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18847) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18847): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18848) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18848): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18849) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18849): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544044 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18851) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18851): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18852) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18852): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18853) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18853): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18854) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18854): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18855) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18855): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18856) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18856): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18857) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18857): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18862) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18862): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18863) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18863): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18872) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18872): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18875) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18875): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18876) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18876): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18877) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18877): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544045 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18878) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18878): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18910) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18910): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18911) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18911): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18966) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18966): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18967) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18967): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18968) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18968): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18969) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18969): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18970) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18970): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18971) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18971): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18972) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18972): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18973) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18973): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18974) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18974): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18975) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18975): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544046 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544047 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(18999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(18999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 18999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19037) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19037): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19038) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19038): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19044) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19044): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544048 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19045) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19045): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19046) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19046): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19047) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19047): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19048) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19048): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19049) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19049): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19050) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19050): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19051) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19051): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19052) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19052): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19053) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19053): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19054) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19054): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19055) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19055): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19056) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19056): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19057) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19057): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19072) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19072): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544049 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19073) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19073): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19074) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19074): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19075) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19075): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19076) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19076): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19077) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19077): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19109) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19109): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19110) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19110): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19111) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19111): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19112) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19112): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19164) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19164): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19165) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19165): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19166) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19166): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19167) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19167): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544050 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19168) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19168): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19170) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19170): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19171) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19171): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19172) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19172): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19173) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19173): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19174) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19174): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19175) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19175): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19176) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19176): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19177) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19177): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19178) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19178): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19179) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19179): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19180) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19180): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19181) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19181): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19182) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19182): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544051 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19183) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19183): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19184) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19184): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19185) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19185): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19186) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19186): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19187) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19187): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19188) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19188): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19189) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19189): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19190) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19190): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19191) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19191): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19192) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19192): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19193) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19193): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19194) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19194): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19195) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19195): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19196) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19196): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544052 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19197) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19197): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19198) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19198): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19199) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19199): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19200) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19200): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19233) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19233): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19243) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19243): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19244) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19244): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19245) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19245): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19246) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19246): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19247) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19247): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19248) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19248): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19249) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19249): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19250) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19250): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19251) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19251): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544053 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19252) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19252): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19253) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19253): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19254) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19254): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19255) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19255): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19256) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19256): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19257) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19257): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19258) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19258): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19259) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19259): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19269) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19269): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19270) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19270): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19271) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19271): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19272) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19272): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19273) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19273): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19274) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19274): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19275) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19275): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544054 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19307) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19307): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19308) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19308): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19309) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19309): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19310) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19310): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19313) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19313): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19314) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19314): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19358) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19358): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19359) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19359): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19360) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19360): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19361) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19361): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19362) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19362): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19363) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19363): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19364) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19364): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544055 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19365) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19365): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19366) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19366): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19367) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19367): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19368) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19368): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19369) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19369): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19370) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19370): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19371) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19371): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19372) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19372): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19373) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19373): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19374) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19374): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19375) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19375): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19376) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19376): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544056 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19377) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19377): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19378) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19378): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19379) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19379): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19380) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19380): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19381) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19381): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19382) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19382): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19383) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19383): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19384) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19384): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19385) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19385): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19386) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19386): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19387) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19387): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19388) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19388): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19389) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19389): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19390) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19390): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544057 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19391) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19391): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19392) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19392): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19393) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19393): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19394) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19394): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19395) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19395): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19396) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19396): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19397) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19397): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19398) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19398): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19399) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19399): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19400) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19400): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19425) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19425): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19432) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19432): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19443) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19443): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19444) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19444): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544058 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19445) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19445): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19446) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19446): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19447) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19447): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19448) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19448): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19449) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19449): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19450) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19450): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19451) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19451): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19452) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19452): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19457) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19457): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19458) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19458): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19459) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19459): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19460) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19460): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19461) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19461): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19462) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19462): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544059 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19463) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19463): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19464) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19464): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19469) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19469): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19470) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19470): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19471) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19471): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19472) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19472): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19473) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19473): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19474) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19474): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19506) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19506): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19507) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19507): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19508) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19508): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19514) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19514): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544060 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19515) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19515): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19557) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19557): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19558) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19558): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19559) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19559): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19560) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19560): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19561) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19561): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19562) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19562): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19563) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19563): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19566) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19566): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19569) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19569): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19570) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19570): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19571) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19571): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544061 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19572) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19572): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19573) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19573): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19574) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19574): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19575) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19575): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19576) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19576): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19577) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19577): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19578) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19578): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19579) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19579): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19580) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19580): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19581) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19581): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19582) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19582): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19583) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19583): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19584) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19584): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544062 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19585) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19585): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19586) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19586): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19587) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19587): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19588) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19588): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19589) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19589): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19590) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19590): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19591) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19591): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19592) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19592): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19593) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19593): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19594) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19594): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19595) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19595): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19596) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19596): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19597) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19597): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544063 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19598) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19598): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19599) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19599): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19600) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19600): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19635) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19635): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19641) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19641): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19645) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19645): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19646) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19646): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19647) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19647): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19648) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19648): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19649) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19649): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19668) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19668): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19669) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19669): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19670) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19670): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544064 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19671) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19671): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19672) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19672): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19673) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19673): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19674) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19674): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19715) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19715): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19755) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19755): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19756) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19756): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19757) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19757): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19761) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19761): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19762) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19762): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19763) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19763): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19764) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19764): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19765) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19765): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19766) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19766): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544065 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19769) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19769): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19770) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19770): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19771) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19771): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19772) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19772): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19773) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19773): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19774) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19774): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19775) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19775): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19776) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19776): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19777) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19777): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19778) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19778): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19779) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19779): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19780) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19780): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19781) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19781): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544066 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19782) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19782): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19783) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19783): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19784) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19784): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19785) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19785): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19786) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19786): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19787) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19787): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19788) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19788): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19789) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19789): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19790) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19790): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19791) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19791): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19792) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19792): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19793) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19793): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19794) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19794): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19795) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19795): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544067 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19796) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19796): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19797) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19797): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19798) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19798): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19799) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19799): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19800) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19800): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19868) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19868): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19869) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19869): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19870) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19870): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19871) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19871): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19872) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19872): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19873) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19873): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19874) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19874): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19897) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19897): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544068 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19898) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19898): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19899) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19899): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19900) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19900): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19914) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19914): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19915) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19915): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19954) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19954): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19955) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19955): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19956) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19956): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19964) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19964): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19965) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19965): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19966) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19966): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19967) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19967): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19968) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19968): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544069 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19969) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19969): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19970) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19970): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19971) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19971): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19972) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19972): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19973) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19973): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19974) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19974): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19975) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19975): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19976) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19976): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19977) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19977): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19978) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19978): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19979) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19979): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19980) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19980): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19981) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19981): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19982) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19982): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19983) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19983): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544070 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19984) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19984): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19985) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19985): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19986) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19986): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19987) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19987): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19988) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19988): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19989) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19989): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19990) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19990): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19991) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19991): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19992) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19992): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19993) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19993): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19994) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19994): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19995) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19995): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19996) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19996): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19997) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19997): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544071 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19998) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19998): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544072 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(19999) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(19999): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 19999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544072 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 start-menu_200x100_32.txt(20000) " "Verilog HDL assignment warning at start-menu_200x100_32.txt(20000): truncated value with size 8 to match size of target (5)" {  } { { "Sprites/start-menu_200x100_32.txt" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Sprites/start-menu_200x100_32.txt" 20000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544072 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAMs.sv(69) " "Verilog HDL assignment warning at RAMs.sv(69): truncated value with size 8 to match size of target (5)" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670472544478 "|PokemonFPGA|color_mapper:cm|startmenuRAM:startmenuRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisionRAM color_mapper:cm\|collisionRAM:collisionRAM " "Elaborating entity \"collisionRAM\" for hierarchy \"color_mapper:cm\|collisionRAM:collisionRAM\"" {  } { { "Color_Mapper.sv" "collisionRAM" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472544572 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76800 0 76800 RAMs.sv(87) " "Verilog HDL warning at RAMs.sv(87): number of words (76800) in memory file does not match the number of elements in the address range \[0:76800\]" {  } { { "RAMs.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/RAMs.sv" 87 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1670472544675 "|PokemonFPGA|color_mapper:cm|collisionRAM:collisionRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palettes color_mapper:cm\|palettes:palettes " "Elaborating entity \"palettes\" for hierarchy \"color_mapper:cm\|palettes:palettes\"" {  } { { "Color_Mapper.sv" "palettes" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472563887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Character_Movement Character_Movement:Ethan " "Elaborating entity \"Character_Movement\" for hierarchy \"Character_Movement:Ethan\"" {  } { { "PokemonFPGA.sv" "Ethan" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472563937 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670472566367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.07.22:09:30 Progress: Loading sld07257843/alt_sld_fab_wrapper_hw.tcl " "2022.12.07.22:09:30 Progress: Loading sld07257843/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472570117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472573035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472573167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472577079 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472577194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472577312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472577447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472577451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472577452 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670472578151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld07257843/alt_sld_fab.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472578440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472578440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472578554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472578554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472578572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472578572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472578664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472578664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472578775 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472578775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472578775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/ip/sld07257843/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472578872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472578872 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Pokemon_soc:u0\|Pokemon_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670472582960 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670472582960 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6613 C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6613) in the Memory Initialization File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670472582991 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_characterRAM_8cbe2849.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1670472582993 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|mapRAM:mapRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|mapRAM:mapRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76801 " "Parameter NUMWORDS_A set to 76801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|startmenuRAM:startmenuRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|startmenuRAM:startmenuRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 20001 " "Parameter NUMWORDS_A set to 20001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:cm\|collisionRAM:collisionRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:cm\|collisionRAM:collisionRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76801 " "Parameter NUMWORDS_A set to 76801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PokemonFPGA.ram0_collisionRAM_66eaf269.hdl.mif " "Parameter INIT_FILE set to db/PokemonFPGA.ram0_collisionRAM_66eaf269.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670472587662 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670472587662 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670472587662 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cm\|Div0\"" {  } { { "Color_Mapper.sv" "Div0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472587664 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472587664 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472587664 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670472587664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472587709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76801 " "Parameter \"NUMWORDS_A\" = \"76801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472587709 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472587709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4m61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m61 " "Found entity 1: altsyncram_4m61" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472587803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472587803 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1670472588574 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_mapRAM_723da3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1670472588580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/decode_kk9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472588698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472588698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/mux_b3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472588777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472588777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472588831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|startmenuRAM:startmenuRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 20001 " "Parameter \"NUMWORDS_A\" = \"20001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472588831 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472588831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c71 " "Found entity 1: altsyncram_2c71" {  } { { "db/altsyncram_2c71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_2c71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472588916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472588916 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1670472589065 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_startmenuRAM_2dc1a547.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1670472589070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4j9 " "Found entity 1: decode_4j9" {  } { { "db/decode_4j9.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/decode_4j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472589164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472589164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o1b " "Found entity 1: mux_o1b" {  } { { "db/mux_o1b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/mux_o1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472589242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472589242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|collisionRAM:collisionRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:cm\|collisionRAM:collisionRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472589289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|collisionRAM:collisionRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:cm\|collisionRAM:collisionRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76801 " "Parameter \"NUMWORDS_A\" = \"76801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PokemonFPGA.ram0_collisionRAM_66eaf269.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PokemonFPGA.ram0_collisionRAM_66eaf269.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472589289 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472589289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dc71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dc71 " "Found entity 1: altsyncram_dc71" {  } { { "db/altsyncram_dc71.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_dc71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472589380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472589380 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_collisionRAM_66eaf269.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_collisionRAM_66eaf269.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1670472589923 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_collisionRAM_66eaf269.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/PokemonFPGA.ram0_collisionRAM_66eaf269.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1670472589928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/mux_73b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472590033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472590033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_divide:Div0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472590152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:cm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590152 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472590152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ktl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ktl " "Found entity 1: lpm_divide_ktl" {  } { { "db/lpm_divide_ktl.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/lpm_divide_ktl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472590226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472590226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472590275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472590275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/alt_u_div_mhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472590351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472590351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472590485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472590485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472590575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472590575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472590748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:cm\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472590748 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472590748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core color_mapper:cm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472590976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:cm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472591099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:cm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472591266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472591355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472591355 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:cm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472591483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472591530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670472591618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472591618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:cm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 83 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472591703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472591745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_mult:Mult2 " "Instantiated megafunction \"color_mapper:cm\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472591745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472591745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472591745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472591745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472591745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472591745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472591745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472591745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670472591745 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670472591745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult2\|multcore:mult_core color_mapper:cm\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472591792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder color_mapper:cm\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472591854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:cm\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472591897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:cm\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472592083 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm\|lpm_mult:Mult2\|altshift:external_latency_ffs color_mapper:cm\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 106 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472592153 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a31 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a39 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a47 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a55 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a63 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a71 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a79 " "Synthesized away node \"color_mapper:cm\|mapRAM:mapRAM\|altsyncram:mem_rtl_0\|altsyncram_4m61:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_4m61.tdf" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/db/altsyncram_4m61.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Color_Mapper.sv" 50 0 0 } } { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 175 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472592279 "|PokemonFPGA|color_mapper:cm|mapRAM:mapRAM|altsyncram:mem_rtl_0|altsyncram_4m61:auto_generated|ram_block1a79"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670472592279 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670472592279 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670472593931 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670472594126 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1670472594126 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670472594126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670472594126 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1670472594126 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1670472594126 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1670472594126 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 356 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 352 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 243 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 132 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_jtag_uart_0.v" 398 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_spi_0.v" 253 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/Pokemon_soc_timer_0.v" 181 -1 0 } } { "Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/Pokemon_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670472594169 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670472594169 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472599168 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472599168 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472599168 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472599168 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472599168 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472599168 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670472599168 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670472599168 "|PokemonFPGA|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670472599168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472599549 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "503 " "503 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670472615662 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670472615876 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670472615876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg " "Generated suppressed messages file C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/output_files/PokemonFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472617462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670472621862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670472621862 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "PokemonFPGA.sv" "" { Text "C:/Users/redke/Documents/College/UIUC/Fall2022/ECE385/FinalProject/PokemonFPGA/Quartus/PokemonFPGA.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670472622555 "|PokemonFPGA|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670472622555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7943 " "Implemented 7943 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670472622556 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670472622556 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670472622556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7527 " "Implemented 7527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670472622556 ""} { "Info" "ICUT_CUT_TM_RAMS" "269 " "Implemented 269 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670472622556 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670472622556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670472622556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3934 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3934 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5123 " "Peak virtual memory: 5123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670472622794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 22:10:22 2022 " "Processing ended: Wed Dec 07 22:10:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670472622794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670472622794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670472622794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670472622794 ""}
