# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FEB_test.gen/sources_1/bd/Test_DDR/ipshared/30ef" --include "../../../../FEB_test.gen/sources_1/bd/Test_DDR/ipshared/f0b6/hdl/verilog" --include "../../../../FEB_test.gen/sources_1/bd/Test_DDR/ipshared/66be/hdl/verilog" --include "../../../../FEB_test.gen/sources_1/bd/Test_DDR/ipshared/ec67/hdl" --include "../../../../FEB_test.ip_user_files/ipstatic" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../FEB_test.gen/sources_1/ip/PLL_0/PLL_0_clk_wiz.v" \
"../../../../FEB_test.gen/sources_1/ip/PLL_0/PLL_0.v" \
"../../../../FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController_sim_netlist.v" \
"../../../../FEB_test.gen/sources_1/ip/CMD_Fifo/sim/CMD_Fifo.v" \
"../../../../FEB_test.gen/sources_1/ip/DAC_Ram/sim/DAC_Ram.v" \
"../../../../FEB_test.gen/sources_1/ip/LVDSTxBuff/sim/LVDSTxBuff.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
