`timescale 1ns/1ps
 
 // å›žçŽ¯æµ‹è¯•

 module tb_uart_loopback ();

    reg [7:0] bus_in;
    reg clk;

    wire [7:0] bus_out;
    wire tx_out;

    // 
    initial begin
        bus_in <= 8'b0;
        clk <= 1'b1;
    end

    // æ—¶é’Ÿï¼ŒT=100ns
    always #5 clk <= ~clk;

    // è¾“å…¥æ•°æ®
    initial begin
                     bus_in <= 8'b0;  // 5ä¸ªæ³¢ç‰¹å‘¨æœŸç©ºé—?
        #(8680*5)    bus_in <= 8'b0101_0101;  // 2ä¸ªæ³¢ç‰¹å‘¨æœŸè¾“å…?
        #(8680*3)    bus_in <= 8'b0; 
    end

    // å‘é??
    UART      tb_UART_tx (
    .clk        (clk),
    .rst        (1'b1),
    .bus_in     (bus_in),
    .tx_out     (tx_out));


    // æŽ¥æ”¶
    UART      tb_UART_rx (
    .clk        (clk),
    .rst        (1'b1),
    .rx_in      (tx_out),
    .bus_out    (bus_out) );
 
 endmodule