[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras.RASStack: ras_top_mismatch,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_handle,                 1509
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_0,                  616
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_1,                 1263
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_piq_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: prefetch_req_send_L2,               276756
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_receive,              6782377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_send_piq,               280144
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_fencei,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_behind,              5218546
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_miss,                 7921
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_except,                 8020
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_mainPipe,               252784
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_missUnit,                18184
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_cache,              1245082
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_pmp,                   64
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_pf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_piq,                 5680
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_bank_conflict,                13839
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_updates,                28167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_hits,               144738
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_hit,                11813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_miss,                16354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_bank_conflict,                 9548
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_updates,                19203
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_hits,                76067
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_hit,                 5745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_miss,                13458
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_hit,                 4034
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_miss,                11772
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_bank_conflict,                 7215
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_updates,                14018
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_hits,                39137
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_hit,                 3466
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_miss,                10552
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_hit,                 3330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_miss,                 8313
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: total_prefetch,                72899
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_hit_prefetch,                 7816
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_miss_prefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: good_prefetch,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: bad_prefetch,                  764
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth32,             13770116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth64,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth128,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth256,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth512,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: trigger_disable,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: prefetch_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: probe_unused_prefetch,                  431
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: replace_unused_prefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_has_invalid_way_but_select_valid_way,                  381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_using_replacement,                 9218
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                24331
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                 7139
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,              1391384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,              1375513
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                  364
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                48674
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                 3220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_release,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             13745784
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             12297266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                 8856
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,             12272935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                12459
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                 1803
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                  625
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                  254
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                  108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                   98
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,             13745784
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,             12297266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,             12288410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                 5429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                  330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                 2874
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                   95
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                 5433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,              1453167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                22869
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                 8483
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                11697
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                 1591
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                  577
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                  225
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                   90
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                   89
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: hint_fire,               109599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: grant_data_fire,               114120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,              1453167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                22869
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                14386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: dirRead_cnt,               230453
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                 5253
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: choose_busy_way,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                  312
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                 2713
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_valid,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                   85
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_fire,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_valid,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_fire,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                 5257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                  500
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,              1424175
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                  500
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                24331
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                  496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                 8769
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                  496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                79717
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                28720
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,              3185511
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,              3056789
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,               159539
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                12465
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                 1798
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                  624
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: can_not_send_acquire_because_of_merging_store,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                  254
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             13690398
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                  108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                   98
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,             10394338
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                18546
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,             10314621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,              1424175
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                24331
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                15562
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                 5429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                 1314
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                 1838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                   64
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                57961
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                  460
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                 5432
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                 1394
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                  247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                  751
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                  231
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                 3155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                  135
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                21072
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,             13690398
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                  495
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,             10394338
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,             10375792
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                10982
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                  627
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             13769868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                 6539
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                  142
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             13748054
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                  128
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,             13747807
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                11016
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,              3310672
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                76296
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                17898
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                55411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,             13769868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                  378
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                 1335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,             13748054
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                  706
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,             13747926
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                  217
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                   85
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                  140
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                  125
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,              3310672
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                76296
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                58398
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                10715
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                  609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                 3213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                 6203
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                  129
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                   74
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                10744
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,              3216223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                 7540
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                79717
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                17708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                18409
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                58013
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                  438
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                 1377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                 3213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                  744
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                  229
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                  147
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                  134
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_valid,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                   98
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,              3216223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_valid,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                79717
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                61308
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_0,               752048
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                10972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,              3003808
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                 3108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,              3252704
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_1,               684343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                47350
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                 3973
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_2,               613154
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                21566
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                  113
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_0,               403154
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                48037
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,              1771563
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_1,               453953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,              2032815
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                  247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: dirRead_cnt,               217992
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_2,               238977
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: choose_busy_way,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                28561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                11010
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                29144
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest,               508529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                  126
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                 6103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access2,              1187972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_0,               508034
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                 1690
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access2,              1417710
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,               261053
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                  336
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                  106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_valid,               934342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire,               934342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss2,                17443
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire_first_issue,               921313
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_0,              1744402
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success,               931988
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                 4488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,               291778
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss2,                17875
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_0,              1746284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed,                 2354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_0,             10496888
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success_once,               918969
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_1,              1203807
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access3,                 6838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                12211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_1,              1203930
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed_once,                 2344
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss3,                 4298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                41303
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_primary,                  676
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                25866
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                  894
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_valid,               901269
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_1,             11291604
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire,               873242
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_2,               932823
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_valid,                  212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire_first_issue,               871802
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_2,               935351
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_fire,                  212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                  672
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_valid,                  208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_2,             12466237
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_0,              1634237
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_fire,                  208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             13764012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss_first_issue,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_0,              1634237
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             13453919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_valid,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_valid,              1162343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_1,              1117605
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire,              1162343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_1,              1117605
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_fire,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             13769779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                 1899
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_valid,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             13742901
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,             13447816
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_fire,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire_first_issue,              1139192
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_2,               837355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success,              1155271
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_valid,                  178
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_fire,                  178
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_valid,                  178
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_2,               837355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed,                 7072
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_0,               644789
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success_once,              1132152
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_0,               632613
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_fire,                  178
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_0_0,               236240
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed_once,                 7040
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_valid,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_1,               520624
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_valid,              1121396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                21566
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_fire,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                  156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_valid,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,             13742565
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire,              1079949
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_1,               510562
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire_first_issue,              1077174
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_1_0,               164756
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_2,               485093
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                  247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_fire,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_dispatch_bypass_0,               868860
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                  121
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_2,               476204
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss_first_issue,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_valid,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_select_0,                51388
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_fire,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                   85
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_valid,              1631505
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_2_0,               152329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest,               372789
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_valid,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_fire,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest_override_select_0,               372789
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire,              1631505
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_3,               410608
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_fire_0,              1357745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                  395
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                 2951
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                  661
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_3,               403276
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire_first_issue,              1596540
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                  320
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                  139
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                  395
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_valid_0,              1357807
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_3_0,                99818
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success,              1620974
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_4,               236173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed,                10531
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_4,               232060
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success_once,              1586145
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_4_0,                89223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed_once,                10395
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_5,               139319
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_valid,              1571932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_5,               136944
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire,              1510757
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_5_0,                43721
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                  391
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: srcState_ready_0,             18029946
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_6,               115373
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire_first_issue,              1505914
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_6,               113735
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_6_0,                46242
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss_first_issue,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_7,                37825
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_7,                37104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_fire_0,              1267429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                  391
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_valid_0,              1269854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: utilization,             49991742
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_valid,              1265925
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,             13764012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_0,               890887
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sum,             49991741
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_0,               874594
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_mean,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_block,                77933
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,             13453919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,             12914289
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_7_0,                15448
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_8,                58381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,             13452020
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_fire_first_issue,              1187992
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                 1065
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_8,                57769
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                 9431
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_0,               267614
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_8_0,                22415
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                   86
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_lsq_fire_first_issue,               136126
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                   73
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_ldu_fire_first_issue,              1187992
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_overflow,                 6670
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_1,               323131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,              5242919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_9,                12077
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                  138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_fast_replay_issue,                93640
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                  706
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_out,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,             13769779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_dcache,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success,              1316909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,             13742901
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed,               172436
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,             13742745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success_once,              1180855
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                 1066
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                  108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed_once,                 7137
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,               373713
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_forward_tl_d_channel,                79891
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                 4611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_fire,                71587
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_software_prefetch_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                 1598
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_blocked,                 4264
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_total,                77002
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_valid,              1489345
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire,              1436986
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire_first_issue,              1141621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss,                17081
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                  108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss_first_issue,                16891
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                 4591
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_stall_out,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_dly_err,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                  103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_9,                11946
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                65581
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_9_0,                 7044
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_0_1,              6286969
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_1,               315076
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_1_2,              1209647
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_0,                85306
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_2_3,               802925
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_3_4,               564266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_2,                66759
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_valid,              1436986
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire,              1411104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire_first_issue,              1118114
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss,               217161
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                 2818
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_first_issue,                65941
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                 2029
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_real_miss_first_issue,                65941
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                  543
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                  235
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_full_forward,               689598
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                 3689
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                 8067
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_10,                28685
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_10,                28430
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                  104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_full_forward,                87325
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_can,                50277
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_chan_or_mshr,                63419
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_stall_out,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch,                69797
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,               373713
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_ignored,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_2,                65411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_4_5,               470473
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_10_0,                13499
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,              1597689
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_11,                 6133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,               528472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                 8066
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_11,                 6085
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_11_0,                 4721
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_12,                14835
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_miss,                64245
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_hit,                 5552
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                 4611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_accept,                64245
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                 3013
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_forward_req,                72473
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_5_6,               621138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_0,                19036
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_6_7,               417441
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_12,                14703
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                28410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                  294
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_12_0,                 9000
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                 2525
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_13,                 4148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_13,                 4127
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_cancel,                  113
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,               230149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                  919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_channel_D,                50198
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_mshr,                13099
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: rollback,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                  574
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_try,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                 4591
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_7_8,               196349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: enq,              5596975
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sum,             11861901
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                11059
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq,               408257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_8_9,               209474
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_3,                10264
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_9_10,               125167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_3,                10017
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_10_11,                38822
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                  103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                   77
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq_block,                36788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                  276
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_0,                 2429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_11_12,              1049510
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_12_13,              1280661
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_rar_nack,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_raw_nack,                  654
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_redirect_recover,               286353
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_13_0,                 3731
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                 7215
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_hits,              5408624
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_14,                 9434
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_misses,              4619348
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_nuke,                  228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             13769977
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                  920
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,               303984
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                 1239
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_hits,              2565953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_14,                 9339
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_misses,                61228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_14_0,                 6733
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_req,              2627181
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_15,                 3507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                59288
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored,              2399085
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_15,                 3500
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_overflow,                   89
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_mem_amb,                15187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_13_14,               464820
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_4,                 1809
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_14_15,                22407
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             13758504
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_0_1,             10324872
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_tlb_miss,                86786
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                 6103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_valid,              3130037
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                 1883
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_block,               126164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_15_0,                 3388
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_updated,               228096
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_16,                 7548
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,              1595943
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                 1908
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,              1630908
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_16,                 7488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                  215
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                 5576
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_16_0,                 5888
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                35660
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_fire_first_issue,              3003873
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_lsq_fire_first_issue,               136005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                26538
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_ldu_fire_first_issue,              3003873
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_4,                 1774
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_15_16,                10046
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,              1139191
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_17,                 3031
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,              1162342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_17,                 3025
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                   78
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_fast_replay_issue,               111724
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                  336
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_out,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_dcache,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success,              3070177
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed,               228760
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success_once,              2957697
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                 2954
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed_once,                46176
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                  659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_forward_tl_d_channel,                79925
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                  319
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_fire,                47335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_17_0,                 3090
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                 3382
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_1_2,              1232623
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_bank_conflict,                 3636
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: full,              3145993
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_0,                  479
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: exHalf,              2991433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: empty,              6286969
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                16128
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_18,                 6282
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                  140
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_software_prefetch_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_blocked,                28977
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_total,                77002
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_valid,              3298937
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire,              3174014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire_first_issue,              2884444
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,               303984
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss,                44979
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_2_3,               713952
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_replay,                 3027
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_3_4,               477568
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,             13758366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_forward_fail,               104103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: in,             10818146
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_5,                  334
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss_first_issue,                44791
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                  852
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                23745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access2,               921313
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_18,                 6241
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_miss,               192058
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_4_5,               311043
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_hint_wakeup,                61771
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_5_6,               179640
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_stall_out,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                 6103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                 4220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_dly_err,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                 1064
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_valid,              3174014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_6_7,               124022
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire,              3113271
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                  296
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire_first_issue,              2825800
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_7_8,                80600
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                  479
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_18_0,                 5041
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access2,               934342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss2,                 2310
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_19,                 1753
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                 7496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss2,                13888
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_19,                 1745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                 3850
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_19_0,                 1665
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                  521
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_20,                 5110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l2,               107166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_20,                 5050
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_20_0,                 4030
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: l1pf_fire_l2,                10047
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_21,                  937
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_fire_l2,                97119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_21,                  935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss,               283719
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_first_issue,               155081
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_8_9,                64598
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_real_miss_first_issue,               155081
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_5,                  330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out,             10713007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_0,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_9_10,                53799
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_full_forward,               882442
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                26538
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out_try,             24133211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_10_11,                32315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                 4611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_21_0,                  648
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_block_by_l1pf,                  262
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_22,                 3871
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,              6279940
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                  250
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_22,                 3849
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sum,              6279940
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_22_0,                 2171
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_23,                  495
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_23,                  495
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                 2244
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_23_0,                  284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_overflow,              1013629
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_full_forward,               169937
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                   78
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_can,                50334
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                 1065
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_11_12,                24375
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_6,                  126
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: fake_block,               317225
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                 1712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_chan_or_mshr,                63466
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                  336
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                  589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_stall_out,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                  187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_6,                  124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_12_13,                25721
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                62149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch,                46225
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                  108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_ignored,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_miss,                46225
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                90323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_accept,                46225
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_0,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,             10288211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_13_14,                25349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,              1697497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                 3433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_forward_req,                72679
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_primary,                   78
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_7,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_14_15,                11517
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_release,                  159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_24,                 2297
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_2_3,              1784407
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_24,                 2271
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,              7317387
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_24_0,                 1089
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_15_16,                12296
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,             13769977
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_channel_D,                50254
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_16_17,                11338
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_7,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_mshr,                13100
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                  108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: rollback,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             13768403
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: same_cycle_update_pf_flag,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,              6892565
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             13672932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useless_prefetch,                72133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useful_prefetch,                  766
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_prefetch_hit,                 7816
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                  583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_17_18,                 5738
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,             13758504
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_load_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_fire,               241278
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,             13671220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_muti_fire,               114652
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_18_19,                 6007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,             13758439
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_0,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_enq_req,               386359
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_valid,              1883978
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_req,               180011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_but_not_fire,                49356
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_block,               112394
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,              6892565
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_fire_first_issue,              1771584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_lsq_fire_first_issue,               136126
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_25,                  202
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_ldu_fire_first_issue,              1771584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_fast_replay_issue,               125157
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_out,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sum,             64453281
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_dcache,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_mean,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success,              1899293
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed,               204990
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success_once,              1741755
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_overflow,                12727
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed_once,                29829
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,              1802154
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_forward_tl_d_channel,                79939
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                  599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_fire,                71416
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_25,                  201
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                 1442
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_25_0,                  131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_26,                 1327
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_19_20,                 5307
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_8,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sum,              7317387
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_release,                  102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_8,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_20_21,                 2953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_0,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_software_prefetch_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,                17611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_blocked,                 4409
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                  245
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,                19931
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_total,                77002
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                  156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,                25343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_valid,              2104283
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                   50
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_4_5,              2336633
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire,              2028014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire_first_issue,              1702222
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_5_6,              4293661
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_6_7,              4172013
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_21_22,                 4358
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_26,                 1315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_22_23,                 4568
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_26_0,                  694
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                  931
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_9,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_7_8,               700285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss,                27720
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_8_9,               252266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_9_10,                86860
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss_first_issue,                27542
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_10_11,                27496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_stall_out,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,             13768403
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_11_12,                 9024
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_dly_err,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_12_13,                 3549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_valid,              2028014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,             13672932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_13_14,                 2483
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire,              1989612
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,             13672349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_14_15,                 2907
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_9,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_27,                   74
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_overflow,              1233486
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_release,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_27,                   73
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,             11447737
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_27_0,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,               693936
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_28,                  803
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_28,                  798
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire_first_issue,              1666555
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_15_16,                17899
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                  329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,              3010908
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_23_24,                 2249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_2_3,              1628442
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_28_0,                  704
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_24_25,                 6040
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,              2971384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss,               251043
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,              2319518
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_first_issue,                96683
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                  213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,               651866
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_real_miss_first_issue,                96683
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_full_forward,               769073
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,               524978
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_full_forward,               122010
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,               496157
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_can,                50280
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,             13376480
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_chan_or_mshr,                63336
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_stall_out,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_10,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_25_26,                 4088
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_10,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,               391973
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch,                69600
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,             13749143
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_ignored,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                  332
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,             13749424
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_miss,                63074
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                72890
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_hit,                 6526
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,               486940
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_accept,                63074
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                 1096
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_forward_req,                72497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                 7864
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_channel_D,                50200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                  352
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                 1353
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_mshr,                13013
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                 2847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_26_27,                 2808
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_29,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,             13383151
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_29,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                  528
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: rollback,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_27_28,                 4472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_29_0,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_11,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_11,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_release,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_30,                  631
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_30,                  629
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_30_0,                  661
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_31,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_28_29,                 2417
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall,                   90
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall_for_noSpace,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_toReqArb_stall,                  754
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                  306
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_31,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_31_0,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_release,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_32,                 1272
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_29_30,                 2561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_buf_full,                24052
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: NewDataNestC,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                  392
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                  223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall_for_noSpace,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                  158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_30_31,                 2505
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_32,                 1271
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_31_32,                 1061
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_toReqArb_stall,                  558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                  113
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_32_0,                 1396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_33,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_buf_full,                22857
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                  504
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: NewDataNestC,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_req,               172228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_req,                26712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireblock_req,                26712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                72890
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_req,                38120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                 1096
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_req,                37955
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                  744
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l2,                11493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                  205
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l1,                26462
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_32_33,                 1015
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_33_34,                 1308
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                  232
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_33,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_34_35,                 1146
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_33_0,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_35_36,                  937
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                  131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_release,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_34,                 3287
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_req,               171284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_req,                26075
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_34,                 3277
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_36_37,                 1122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_34_0,                 3300
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_37_38,                  944
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_35,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                  136
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_35,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.metaArray: meta_refill_num,                95196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_release,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_35_0,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_38_39,                  115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_36,                 3619
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireblock_req,                26075
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: redirect_num,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_39_40,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_36,                 3606
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_num,              1331408
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_40_41,                   89
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                  207
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,                93747
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_req,                37695
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_36_0,                 3487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sum,              1269854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_37,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                 1712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_req,                38747
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                 8385
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l2,                11886
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                15377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                  575
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l1,                26861
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                 8287
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_stall_by_mainpipe,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                15523
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_stall_by_mainpipe,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                 8287
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                15178
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                 8446
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                15713
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_stall_by_mainpipe,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                66458
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_37,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,              1745488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_41_42,                   93
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_overflow,              1269854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_42_43,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_0_1,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,              2446260
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: full,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_43_44,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_37_0,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_release,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_pred,               594925
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                88449
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_38,                 5632
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_correct,               555249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_44_45,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_wrong,                39676
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_38,                 5590
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_45_46,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,              2517641
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_46_47,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                  602
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,               376128
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_differs,               522069
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_38_0,                 4184
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_47_48,                  179
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_updated,                28781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                  342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_39,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_inc,                10467
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                 4608
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_39,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                  243
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                57368
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_release,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_39_0,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_40,                20062
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_dec,                18314
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                 2847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_40,                19724
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_40_0,                 7819
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_0_0,                90832
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_na,                55693
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                  157
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,              2894111
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_41,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                60982
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_correct,                32842
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_1_0,                80702
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_41,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_wrong,                13576
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_valid,                  173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: utilization,           2202577934
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_41_0,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na,                22514
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,               637455
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_failure,                 8130
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_fire,                  173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_42,                88067
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_valid,                  161
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_42,                86416
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_fire,                  161
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_42_0,                29023
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_success,                78417
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_43,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_valid,                  264
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_3: part_data_read_counter,              3656288
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_43,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_fire,                  264
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_4: part_data_read_counter,              4497816
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_43_0,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_valid,                  259
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_0: part_data_read_counter,              5034992
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_44,               325273
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_1: part_data_read_counter,              3937204
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_fire,                  259
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_mispred,                88694
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_bank_conflict,                 7671
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_44,               319660
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_valid,                  156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_updates,                15806
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_44_0,                77153
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_fire,                  156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_45,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_valid,                  141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_hits,                48298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_45,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_fire,                  141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_bank_conflict,                 6051
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_45_0,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_valid,                  381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_updates,                11643
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_46,               445370
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_fire,                  381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_hits,                29519
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_46,               436930
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_valid,                  376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_46_0,               114532
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_fire,                  376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_47,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_2_0,                37387
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_reset_u,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: utilization,             53168576
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_47,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: waitInstr,             23615103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_47_0,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: utilization,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: stall_cycle,              3987209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: redirect_num,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sum,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sum,             29553473
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_num,              3808590
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_mean,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sum,              3589197
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,                93747
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_1,                 4611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                 1712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_1,                13507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                 1137
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_3_0,                27814
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                  329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_2,                 4369
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                  156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_0_1,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_0_1,              7875086
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_overflow,               594109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_1_2,               259866
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_0_1,             11865859
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_2_3,               485063
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_1_2,               813424
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_2,                23340
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_3_4,               513119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_3,                  485
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_4_0,               219856
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_3,                 8131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_4_5,               361983
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_2_3,              1090832
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_5_6,               313796
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: full,                   89
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_6_7,              3961202
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,            201905134
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_4,                  668
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                11335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sum,            201905129
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sum,             29553473
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_mean,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_mean,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sampled,              5895029
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_overflow,                  448
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_4,                13549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,              3887878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,               276561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,               506966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_1_2,               259866
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               536036
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_2_3,               485063
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,               384805
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_3_4,               513119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               336464
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_4_5,               361983
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,               271422
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_5_6,               313796
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,               234484
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_6_7,              3961202
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,               270744
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: exHalf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sum,             53168571
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,               377811
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: empty,             13770116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_mean,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,               289030
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCycle,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,               212923
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCnt,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,               204369
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_pred,               143975
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_success,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,               188263
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_0_1,              3887878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_blocked,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_1_2,               276561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_correct,               131238
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_5_0,               146496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                  138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_wrong,                12737
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,               166930
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: uncache_full_rollback,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_2_3,               506966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,               202015
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_3_4,               536036
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,               167449
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_4_5,               384805
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,               119773
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_5_6,               336464
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,               132333
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_6_7,              7841405
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,               125551
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: utilization,                40365
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,               114966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sum,                40365
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,                99861
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                  332
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_differs,               131321
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                  781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_6_0,                88752
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                  202
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_updated,                 6604
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,               105038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,               103910
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,               110081
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,                99324
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,               100204
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_0_1,             13762675
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,               126734
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_1_2,                 1792
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,               118142
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_2_3,                  621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,               102653
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_3_4,                  509
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,                98724
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_4_5,                  567
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,                81009
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_5_6,                  132
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,                75193
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_6_7,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,               600075
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_7_0,               200251
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,               598877
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_7_8,                  210
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,               472519
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_8_0,                60665
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_inc,                 2347
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                17767
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,               555083
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_8_9,                 1701
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,               159277
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_9_10,                 1118
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,               514205
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_10_11,                  749
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,               503606
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_dec,                 4257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,                46144
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,                29958
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,                28757
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                11294
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                 7021
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_9_0,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_na,                12961
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: full,                 3608
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                 5907
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,                42761
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_correct,                 7909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                 6779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: exHalf,                 1867
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: empty,             13762676
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                 2967
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_wrong,                 2571
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                 1564
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_10_0,                  164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,              3731276
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: in,                 7001
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,              4344452
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out,                 6994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,              3887878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out_try,                13101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: fake_block,                   93
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na,                 7542
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_primary,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: utilization,             37171778
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,              2381650
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sum,             37171770
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_failure,                 1472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_success,                15691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: ibuffer_IDWidth_hvButNotFull,              1956672
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_mean,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             13769334
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_mispred,                17707
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exception_num,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_12_0,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_reset_u,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             13724228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_overflow,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_0_1,              4752722
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: flush_pipe_num,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_13_0,                   92
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_1_2,              1278556
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_2_3,              1168354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_3_4,              1444504
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_idle,             13116591
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_14_0,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                  268
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_walk,               186649
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                11335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_1,                  818
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_4_5,              1526793
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_idle,               186649
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_15_0,                  109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_walk,               280227
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_5_6,              1183414
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                  138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_1,                 2533
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: clock_cycle,             13770116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_6_7,              1158953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_16_0,                  208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                   78
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_2,                 1018
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,             13723447
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_16_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_2,                 4827
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_7_8,               587605
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: utilization,           1047318816
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_17_0,                  224
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_3,                  121
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_8_9,               268196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sum,           1047318770
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_9_10,               183395
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_17_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_mean,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_10_11,               118341
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_11_12,                57112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_12_13,                27418
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_overflow,                30292
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_13_14,                12095
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_0_1,              1026497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_14_15,                 2087
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_1_2,                92493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_15_16,                  570
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_2_3,                81548
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: full,               782925
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_3_4,                79547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: exHalf,               401018
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_4_5,                83837
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sum,              2255976
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_5_6,                83909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: empty,              4752722
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_3,                 1482
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: dirRead_cnt,               219388
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_4,                  132
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: in,             15059582
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_6_7,               150450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: choose_busy_way,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_4,                 2798
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out,             14925947
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_7_8,                84001
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out_try,             22246645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_8_9,                92221
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                   74
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_0_1,             12662220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_9_10,                96137
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: fake_block,               376445
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_write_blocks_read,                 2048
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_1_2,               738064
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_2_3,               203010
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waittable_load_wait,                29315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_10_11,                87602
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_pred,               650620
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_wait,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_11_12,                86834
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_3_4,                79514
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_commit,               276329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_12_13,               127777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_13_14,                85315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                  217
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_pred,              1955138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_4_5,                31797
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_14_15,               108217
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: in,             27917363
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_15_16,               100998
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_commit,               235954
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_5_6,                13038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                 4675
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: empty,              4226688
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_16_17,               120041
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: utilization,             50986021
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_17_18,               105263
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_6_7,                 7124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_pred,              1309777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waitInstr,             23160328
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_18_19,               135846
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                   98
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_7_8,                 2525
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_commit,               161503
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_rob,               208237
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_19_20,                87885
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_8_9,                 1113
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_pred,                70943
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_9_10,                 2862
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_commit,                30320
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_10_11,                  788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             13770066
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_pred,              9783638
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_20_21,                86979
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_int_dq,               605548
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_21_22,                90058
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_11_12,                  636
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_commit,               585650
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             13765244
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_12_13,                 2643
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_22_23,                95483
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_fp_dq,                 3585
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_23_24,                87247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_13_14,                 1082
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_pred,               207485
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,             13769334
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_14_15,                 1238
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,             13765195
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_24_25,               111319
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_ls_dq,              2984988
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_25_26,                87749
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NoStall,             37667515
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_26_27,                84668
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_commit,                55693
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_15_16,                 2544
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_pred,              3986478
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,             13724228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_16_17,                  845
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_commit,               704106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_27_28,                87573
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OverrideBubble,              1438261
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_28_29,                91232
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,             13723960
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_17_18,                 1320
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_pred,               280597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqUpdateBubble,                91722
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_29_30,                94971
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                  166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: TAGEMissBubble,              2100599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_30_31,               104477
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_commit,                68788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_18_19,                 1773
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_pred,               142780
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                   69
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_19_20,                  863
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_commit,                40906
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_31_32,                87376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: SCMissBubble,                17955
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_20_21,                 1180
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_32_33,                93713
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITTAGEMissBubble,               116732
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_pred,              2818630
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_21_22,                 1319
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_commit,                44067
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_22_23,                 1236
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_pred,                46573
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_33_34,                93972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: RASMissBubble,                50791
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_23_24,                  790
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRedirectBubble,               125726
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_34_35,                97793
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_24_25,                 1507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_35_36,               101516
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRedirectBubble,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                  167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_25_26,                 1304
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_commit,                 7101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_36_37,                99669
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqFullStall,                29969
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_26_27,                 1021
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,                20611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_pred,             10481536
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_commit,               141494
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_27_28,                 2587
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                  351
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_pred,               118507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_28_29,                 1189
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_commit,                12961
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                   98
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,             13770066
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_29_30,                  990
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_pred,              3288580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ICacheMissBubble,              5811756
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_37_38,                89282
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITLBMissBubble,              4154574
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_38_39,                85029
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_commit,               160862
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,             13765244
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_30_31,                 1233
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,             13765217
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_39_40,                91519
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: BTBMissBubble,              4841954
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_40_41,                92528
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FetchFragBubble,              1383412
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_pred,              7248753
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_31_32,                  406
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_commit,               766125
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: DivStall,                15150
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_41_42,                96616
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntNotReadyStall,               193051
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_42_43,               100423
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FPNotReadyStall,                 9636
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_43_44,                86636
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemNotReadyStall,              2965530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_44_45,                90144
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_32_33,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_pred,                26305
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntFlStall,               265143
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_45_46,                91720
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_commit,                98843
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_46_47,                88999
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpFlStall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_pred,              7240550
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_33_34,                  134
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_47_48,                95200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntDqStall,              4498728
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_48_49,                93824
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpDqStall,                13512
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_49_50,                81213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_34_35,                   69
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_commit,               861078
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_35_36,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_pred,                 8203
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                  113
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_36_37,                   50
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_commit,                 3890
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LsDqStall,              1791900
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_50_51,                88099
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_37_38,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_pred,              7275058
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadTLBStall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_51_52,                90852
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_52_53,                87962
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL1Stall,                21389
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_53_54,                87916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_commit,               864968
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL2Stall,              1075349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_54_55,                81547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_mispred,                59932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_55_56,                73966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL3Stall,              1210229
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_56_57,                81053
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMemStall,             11749577
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                   77
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_57_58,                78655
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: StoreStall,               447464
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_unconf,                69118
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: AtomicStall,                70860
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_mispred_but_tage_correct,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadVioReplayStall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_58_59,                76389
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_correct_and_tage_wrong,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMSHRReplayStall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_59_60,                74701
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,                20611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ControlRecoveryStall,               283469
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_60_61,                73778
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                  351
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_61_62,                69224
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRecoveryStall,                34806
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_62_63,                70745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRecoveryStall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_63_64,                68151
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FlushedInsts,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_64_65,                67091
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                  253
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherCoreStall,               143937
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_65_66,                64123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: scheduled_entries,                  391
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_66_67,                66748
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NumStallReasons,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: not_selected_entries,               651363
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_67_68,                63387
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sum,             27825693
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_68_69,                66859
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_mean,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_69_70,                62147
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_70_71,                61994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_71_72,                56749
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_72_73,                62529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_0_1,              8195206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_73_74,                58447
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_1_2,               247455
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_74_75,                57965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_2_3,               467104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_75_76,                54257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_3_4,               494060
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_4_5,               339847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_76_77,                55335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,                44323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_5_6,               356196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_77_78,                52693
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_6_7,              3670247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_78_79,                53676
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_79_80,                49838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sum,             27823544
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_80_81,                50521
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                  781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_mean,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_81_82,                48816
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sampled,              5573802
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_82_83,                49358
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_83_84,                48690
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                  265
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                   77
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_84_85,                50131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_85_86,                47177
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_86_87,                46783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_87_88,                43783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_1_2,               246813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_2_3,               466966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_88_89,                43614
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_89_90,                43168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_3_4,               493943
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_90_91,                45580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_4_5,               339677
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_5_6,               356156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_91_92,                41586
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_6_7,              3670247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_92_93,                41916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sum,             28934311
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_mean,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_93_94,                39609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_94_95,                39170
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_95_96,                37348
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_96_97,                38825
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                  219
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                 4773
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_97_98,                35507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_0_1,              7986984
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_98_99,                38343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                  108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                   97
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_1_2,               258911
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_99_100,                33064
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_2_3,               474527
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_100_101,                38729
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_101_102,                32682
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_3_4,               501371
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_102_103,                37292
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_4_5,               349269
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_103_104,                31880
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_104_105,                31858
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_5_6,               369161
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_105_106,                29869
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_106_107,                34293
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_6_7,              3829892
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_107_108,                27596
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_108_109,                29597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,             28833745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_109_110,                29473
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,                44323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_110_111,                27557
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_111_112,                34183
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                  781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_112_113,                37098
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                  516
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_113_114,                76017
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                  166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_114_115,                81140
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_115_116,                84346
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_116_117,                85679
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_117_118,                82833
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_118_119,               362648
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_119_120,               324772
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_120_121,               391850
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_121_122,               371321
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                  167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_122_123,               378592
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                  522
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_123_124,               377468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                  134
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_124_125,                83194
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                 9133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_125_126,               107180
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_126_127,                49001
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                 4773
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_127_128,                51378
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                   97
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_128_129,                46504
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                32332
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_129_130,                48417
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_130_131,                45959
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                 1044
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_131_132,                26877
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_primary,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_132_133,                32042
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_133_134,                29965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_134_135,                28796
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             13769593
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_135_136,                26990
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_136_137,                28730
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             13735695
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_137_138,                25150
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                  200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_138_139,                22247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_139_140,                22959
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,             13735173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_140_141,                21659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                  169
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_141_142,                21444
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_142_143,                22205
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_143_144,                23268
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                 4515
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_144_145,                20864
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_145_146,                21682
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_146_147,                19339
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_147_148,                18697
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_148_149,                19086
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_149_150,                17195
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             13770082
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_150_151,                17195
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                  113
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_151_152,                21801
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             13765468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_152_153,                15027
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_153_154,                16586
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_154_155,                15450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_155_156,                14957
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,             13765435
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_156_157,                15036
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_157_158,                17179
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_158_159,                15478
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,             13769593
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_159_160,                13895
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_160_161,                14768
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,             13735695
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_161_162,                13446
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,             13735495
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_162_163,                13981
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_163_164,                14043
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_164_165,                14688
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_165_166,                14928
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_166_167,                13667
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_167_168,                14423
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_168_169,                13364
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_169_170,                13035
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_170_171,                12578
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                  123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_171_172,                13354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,                13883
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_172_173,                12371
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_173_174,                11861
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                  171
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_174_175,                11820
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_175_176,                12392
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,             13770082
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_176_177,                12064
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_177_178,                10679
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,             13765468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_178_179,                11884
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,             13765441
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_179_180,                13486
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_180_181,                10585
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_181_182,                11054
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_182_183,                11314
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_183_184,                10274
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_184_185,                10269
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_185_186,                11591
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_186_187,                10038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_187_188,                10632
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_188_189,                10667
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_189_190,                 9396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                  171
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_190_191,                11094
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_191_192,                10011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_192_193,                10007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_193_194,                 9020
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_194_195,                 8805
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_195_196,                 9523
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_196_197,                 9480
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_197_198,                 9315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_198_199,                 9684
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,                13883
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_199_200,                 9370
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_200_201,                 9151
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                  171
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_201_202,                 8704
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                  125
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_202_203,                10549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_203_204,                 9659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_204_205,                 7223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_205_206,                 8009
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_206_207,                 8073
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_207_208,                 7783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_208_209,                 8524
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_209_210,                 8097
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_210_211,                 8005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_211_212,                 8562
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                33376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_212_213,                 7785
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_213_214,                 7000
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                  522
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_214_215,                 7302
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                  171
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_215_216,                 7569
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                  193
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_216_217,                 7206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_217_218,                 7469
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_218_219,                 8042
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_219_220,                 7325
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_220_221,                 7389
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_221_222,                 7718
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_222_223,                 6676
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_223_224,                 6196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_224_225,                 6504
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_225_226,                 6418
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_226_227,                 7227
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                  113
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_227_228,                 6402
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                 4581
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_228_229,                 6294
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_229_230,                 6122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_230_231,                 7129
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_231_232,                 5878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_232_233,                 6545
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_233_234,                 6650
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_234_235,                 6451
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_235_236,                 6597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_236_237,                 7266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                33376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_237_238,                 6545
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_238_239,                 6017
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                  522
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_239_240,                 8711
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                  329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_240_241,                12939
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_241_242,                 8756
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_242_243,                 7515
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_243_244,                 8842
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_244_245,                10411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_245_246,                 7386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_246_247,                 5753
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_247_248,                 6272
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                  123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_248_249,                 8216
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_249_250,                 9783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_250_251,                 7779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                 1546
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_251_252,                51599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_252_253,                37427
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                 4581
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_253_254,                34966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                  138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                 7823
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_254_255,                35045
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_255_256,                58277
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                  174
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: full,               225723
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exHalf,              1778874
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: empty,              1026497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitUop,             19947911
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             13770028
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstr,             20000002
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMove,              1396923
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             13761944
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMoveElim,              1396923
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrFused,                52091
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoad,              4752525
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrBranch,              4309490
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,             13761857
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoadWait,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrStore,              2971386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: writeback,            395465740
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkInstr,              2166602
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkCycle,               466876
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                 3123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitNormalCycle,               410767
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitBranchCycle,               361499
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitLoadCycle,              5836819
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitStoreCycle,               262366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: robHeadPC,     2376734662302479
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_instr_cnt,               983002
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             13770093
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_dispatch,              1200173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             13766904
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs,              2455038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_select,              2889144
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_issue,               985019
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_execute,              1966004
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,             13766882
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs_execute,              5840167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_commit,             18170924
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_instr_cnt,                10659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,             13770028
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_dispatch,                13571
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs,                14783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,             13761944
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_select,               149518
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,             13761896
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_issue,                10659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_execute,                72573
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs_execute,               232750
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_commit,                60145
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                 1561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                   97
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,             13770093
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_instr_cnt,                  919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_dispatch,                 1055
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,             13766904
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,             13766890
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs,                 2349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_select,                13722
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_issue,                  919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_execute,                 3889
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                18530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_commit,                24755
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_instr_cnt,             11200232
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_dispatch,             23126950
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs,             27045257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_select,            251063126
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_issue,              9803309
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_execute,              9803309
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs_execute,            270669744
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                 1561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_commit,            183427307
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                   97
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_instr_cnt,              2971386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_dispatch,              3744794
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs,              8477570
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_select,              7930794
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_issue,              2971386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_execute,             14869632
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs_execute,             25771812
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_commit,             47093522
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_instr_cnt,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_dispatch,                 2462
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_select,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_issue,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                 7997
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_execute,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                   91
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs_execute,                  188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_commit,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_instr_cnt,              4752525
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_dispatch,             12349658
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs,             46728330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_select,            120832761
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_issue,              4987595
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_execute,             33323788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs_execute,            159144144
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_commit,             68362727
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                 3167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  143
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_dispatch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_select,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_issue,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                 7997
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_execute,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                   91
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs_execute,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_commit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_instr_cnt,                 1413
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_dispatch,                 3401
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs,                22708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_select,               100849
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_issue,                 1413
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_execute,                20243
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs_execute,               122505
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_commit,                16051
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt,                 1180
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_dispatch,                 2600
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs,                13159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_select,                71250
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                 3167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_issue,                 1180
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                  143
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute,                 3540
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute,                75970
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                 3959
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_commit,                55182
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute_fma,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_instr_cnt,                25952
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             13770091
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_dispatch,                33806
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs,                58597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_select,               353326
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             13766060
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_issue,                25952
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_execute,                77856
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs_execute,               457134
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,             13766036
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_commit,               419827
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_instr_cnt,                  596
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_dispatch,                13434
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                 2571
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs,                 1192
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_select,                  596
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_issue,                  596
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_execute,                 9426
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs_execute,                10618
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_commit,                  596
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             13770102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_conflict,                19706
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_0,                47902
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             13767492
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_0,                24393
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_0,                42323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_0,                29084
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_0,                36057
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,             13767479
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_0,                33427
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_0,                45662
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_0,                29440
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_1,                 6787
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_1,                10005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,             13770091
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_1,                 7669
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_1,                15057
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,             13766060
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_1,                 4583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,             13766040
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_1,                11554
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_1,                 5572
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_1,                10168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_real_updates,                58709
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_silent_updates_eliminated,                26744
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_real_updates,                54745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_silent_updates_eliminated,                34125
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_real_updates,                51640
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_silent_updates_eliminated,                27559
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_real_updates,                57268
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_silent_updates_eliminated,                30075
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_hits,              1875609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,             13770102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_update_req,                85453
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_0_updated,                16947
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,             13767492
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_0_updated,                 8644
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,             13767482
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_1_updated,                 4122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_1_updated,                12425
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_update_req,                88870
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_0_updated,                13395
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_0_updated,                 9921
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_1_updated,                 4383
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_1_updated,                 7857
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_update_req,                79199
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_0_updated,                13351
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_0_updated,                 6685
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_1_updated,                 3188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_1_updated,                 9854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_update_req,                87343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_0_updated,                15710
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_0_updated,                11947
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_1_updated,                 3859
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_1_updated,                 7622
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_conflict,                19970
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_0,                30351
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_0,                19045
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_0,                34544
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_0,                46410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_0,                30868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_0,                37080
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_0,                33791
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_0,                18972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_1,                 3998
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_1,                 7452
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_1,                 2712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_1,                 6039
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_1,                 4797
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                 4007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_1,                 9317
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_1,                 3475
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_1,                 6139
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_real_updates,                38888
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_silent_updates_eliminated,                18395
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_real_updates,                57303
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_silent_updates_eliminated,                30281
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_real_updates,                43673
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_silent_updates_eliminated,                35407
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_real_updates,                43127
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_silent_updates_eliminated,                16439
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_hits,              3308039
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_update_req,                57283
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_0_updated,                15087
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_0_updated,                 9781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_1_updated,                 3636
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_1_updated,                 8942
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                 2597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_update_req,                87584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  199
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_0_updated,                16472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_0_updated,                 9102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_1_updated,                 3397
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_1_updated,                10767
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_update_req,                79080
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_0_updated,                15238
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_0_updated,                 9581
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                 4007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_1_updated,                 3984
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                  166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_1_updated,                 9641
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_update_req,                59566
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_0_updated,                16256
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_0_updated,                 9169
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_1_updated,                 3399
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_1_updated,                10486
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_conflict,                16107
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_0,                16126
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_0,                 9966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_0,                16304
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_0,                19058
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_0,                17919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: acquire_fire_from_pipereg,               114111
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_0,                59872
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: pipereg_valid,               175092
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_0,                16212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,               175092
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_0,                25078
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,               114120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_1,                 2375
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_load_allocate,               105493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_1,                 4011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_store_allocate,                 7860
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                 2597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_1,                 2095
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_amo_allocate,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                  199
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_1,                 3611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                60968
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_1,                 1835
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,               143004
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_1,                 3240
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                  352
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_1,                 2531
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_primary_fire,                  766
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_1,                28140
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_secondary_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_real_updates,                22125
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: memSetPattenDetected,                27471
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_silent_updates_eliminated,                 8737
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,            193836995
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_real_updates,                29466
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,              6407476
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_silent_updates_eliminated,                10813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sum,              6407476
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_real_updates,                47645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_silent_updates_eliminated,                34554
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_real_updates,                24101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_overflow,                  913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_silent_updates_eliminated,                34896
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,              9417549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_hits,              4146240
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_update_req,                30862
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,              2709995
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_0_updated,                12249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,              1439049
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_0_updated,                 7373
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,               134461
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                 1574
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_1_updated,                 2830
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_4_5,                27875
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_1_updated,                 7706
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_5_6,                11593
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_update_req,                40279
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_6_7,                 6497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_primary,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_0_updated,                11604
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_7_8,                 6329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_merged,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_0_updated,                 7266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_8_9,                 8645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_1_updated,                 2555
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_9_10,                 2385
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             13770110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_1_updated,                 6893
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_10_11,                 1779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_update_req,                82199
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_11_12,                  659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             13768521
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_0_updated,                14772
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_12_13,                  381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_0_updated,                 6573
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_13_14,                  532
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_1_updated,                 2398
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_14_15,                  605
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_1_updated,                10597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_15_16,                 1781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,             13768516
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_update_req,                58997
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                  913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_0_updated,                11914
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                 8122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_0_updated,                 7550
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,              9417550
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_1_updated,                 2663
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sum,              6407476
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_1_updated,                 7027
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sum,              6536611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_overflow,                  913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_mean,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,              9417549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sampled,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,              2709995
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,              1439049
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_overflow,                13620
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,               134461
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_4_5,                27875
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_5_6,                11593
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_6_7,                 6497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_7_8,                 6329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_8_9,                 8645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_9_10,                 2385
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_10_11,                 1779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,             13770110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_11_12,                  659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_12_13,                  381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,             13768521
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_13_14,                  532
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,             13768516
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_14_15,                  605
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_15_16,                 1781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sum,              5531513
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_13_14,                 3819
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_14_15,                 8944
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_15_16,                10088
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_16_17,                 6758
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_overflow,                  888
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_17_18,                 5801
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_18_19,                 9623
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_0_1,              9848103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_19_20,                13939
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_1_2,              2703368
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_20_21,                10070
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_2_3,              1029249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_21_22,                 9462
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_3_4,               123397
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_22_23,                 9650
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_4_5,                26200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_23_24,                 9583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_5_6,                11096
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_24_25,                 9287
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_6_7,                 6342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_25_26,                 6707
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_7_8,                 6219
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_26_27,                 5925
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_8_9,                 8271
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_27_28,                 5451
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_9_10,                 2278
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_10_11,                 1713
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_28_29,                 4982
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_11_12,                  634
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_29_30,                 4863
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_12_13,                  366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_30_31,                 4693
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_13_14,                  520
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_31_32,                 3895
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_14_15,                  608
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_32_33,                 3536
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_15_16,                 1751
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_33_34,                 3219
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sum,                14977
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_34_35,                 3220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_35_36,                 2852
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_36_37,                 2614
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_37_38,                 2519
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_0_1,             13756722
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_38_39,                 2320
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_1_2,                11850
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_39_40,                 1967
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_2_3,                 1502
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_40_41,                 1811
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_3_4,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_41_42,                 1620
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_42_43,                 1520
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_43_44,                 1402
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_44_45,                 1327
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_45_46,                 1126
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_46_47,                 1186
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_47_48,                 1121
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_48_49,                 1017
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_49_50,                  959
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_50_51,                  936
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_51_52,                  907
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_52_53,                  785
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sum,              6407476
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_53_54,                  794
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_54_55,                  783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_55_56,                  748
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_56_57,                  655
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_overflow,                  913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_0_1,              9417549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_57_58,                  616
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                 1584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_1_2,              2709995
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_58_59,                  587
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  316
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_2_3,              1439049
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_59_60,                14160
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_3_4,               134461
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sum,              1276005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_4_5,                27875
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_mean,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_5_6,                11593
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sampled,                86506
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_6_7,                 6497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_7_8,                 6329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_overflow,                 1862
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_8_9,                 8645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_9_10,                 2385
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_10_11,                 1779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_11_12,                  659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_12_13,                  381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_13_14,                  532
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_14_15,                  605
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_15_16,                 1781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_7_8,                56467
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_load_refill_latency,              4717847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_8_9,                 1359
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_store_refill_latency,               359966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_9_10,                 1209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_amo_refill_latency,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_10_11,                 1116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_pf_refill_latency,                11910
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_11_12,                 1012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_12_13,                  984
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_13_14,                 1004
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_14_15,                 1116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_15_16,                 1120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_16_17,                  955
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_17_18,                  980
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                 1584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_18_19,                 1014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                  316
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_19_20,                 1405
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_20_21,                 1241
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_21_22,                 1352
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_22_23,                  871
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid,              1571932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_23_24,                 2447
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall,                   92
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,               113281
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall_for_noSpace,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: reset_timeout,                  211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: dirRead_cnt,               227809
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_24_25,                 1158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid_not_ready,              1571932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                 1555
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: choose_busy_way,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsx,                  547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_toReqArb_stall,                  741
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_req,                29244
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysx,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_buf_full,                28150
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_hit,                19120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsy,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: NewDataNestC,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysy,                 1034
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_should_strict,                  840
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_req,                25148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall_for_noSpace,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_strict_failed,                  723
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_hit,                16052
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromSMS,               107166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_toReqArb_stall,                  563
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_dirty,                 1285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromBOP,                47903
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_buf_full,                21706
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TIP,                10025
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromTP,                  608
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: NewDataNestC,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_SMS_other_overlapped,                 1140
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_1_stacks_used,               107438
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TRUNK,                25148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_000,             13768465
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_2_stacks_used,                 1383
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_INVALID,                19219
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grant_req,                 6676
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_req,                29599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_010,                 1651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grantdata_req,                 6676
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_hit,                19397
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_accessackdata_req,                 1948
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_hintack_req,                20975
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_not_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_25_26,                  836
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: recovery_stall,               653525
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_valid,             22246645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_fire,             14925947
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             13769311
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_valid,             20545898
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_26_27,                  486
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_req,                25503
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_hit,                16485
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_release_req,                25503
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_dirty,                 1354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nuke_rollback,                 9135
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit,               140298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nack_rollabck,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_hit,                22932
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TIP,                10381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_27_28,                  289
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                  368
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_fire,             14925947
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_28_29,                  288
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_hit,                36227
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: control_recovery_stall,               612392
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_29_30,                  318
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_hit,                18392
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                  194
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_miss,                 6220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count,                69630
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                  176
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_hit,                15350
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count_filtered,                 3856
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_miss,                 9262
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_4_5,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_count,                 3856
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_hit,                34356
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: mem_violation_recovery_stall,                41129
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TRUNK,                25502
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: retry,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_INVALID,                19219
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss,                29599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_30_31,                  290
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: other_recovery_stall,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_req,                29206
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_miss,                 6676
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_hit,                19179
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_miss,                 1948
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s1_valid,                 6621
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_req,                25110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s2_valid,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_hit,                15989
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s3_valid,                22890
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_dirty,                 1366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_0_1,                29803
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s4_valid,                  291
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_31_32,                  291
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_5_6,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: in,             28523483
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_1_2,                26194
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s5_valid,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_2_3,                23767
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TIP,                10059
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_3_4,                20132
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_4_5,                18287
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TRUNK,                25109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s1_valid,                 6257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_5_6,                18568
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_INVALID,                19148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s2_valid,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_6_7,                17487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s3_valid,                18558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: utilization,             51961443
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_cycle,             47595138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_miss,                70082
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_resp_count,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_7_8,                15659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s4_valid,                  185
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_32_33,                  250
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: waitInstr,             23529229
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_0_1,                25249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s5_valid,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_1_2,                22005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_2_3,                19759
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_0: part_tag_read_counter,              3298937
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_dispatch,              3884621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_33_34,                  298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_valid,             24133211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_3_4,                16348
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_fire,             10713007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_4_5,                14621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_0,             13768051
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_int,                74821
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_resp_count,                47484
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: inflight_cycle,             13757600
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_walk,                52702
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_1,                 2065
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sum,             28432214
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_valid,             17259496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_5_6,                15213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_6_7,                14310
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_fire,             14391704
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_7_8,                12793
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_6,                 4696
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_0_1,                 4554
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_6,                 2846
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_1_2,                 4189
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_34_35,                  292
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                 1555
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_count,                53384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter0,             13685433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_35_36,                  293
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_6,                 1795
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_2_3,                 4008
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_3_4,                 3784
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_36_37,                  278
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter1,                81705
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                 2408
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter2,                 2927
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_4_5,                 3666
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_7,                  615
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_7,                  493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_5_6,                 3355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_6_7,                 3177
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_7,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_valid,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_7_8,                 2866
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_8,                 3420
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_fire,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_8,                 1325
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_3_4,                25503
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_valid,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_8,                 1966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_fire,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_valid,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_valid,                  390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_fire,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_fire,                  390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter3,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_valid,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_valid,                  386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_fire,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_fire,                  386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_block,                  210
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_mean,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_3_4,                57809
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_flow,                28635
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_4_5,                  103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state0,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state1,                52474
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state3,                  810
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             13769018
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state4,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_0,             13768218
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_0_1,              8078106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_37_38,                  330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                  441
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                  241
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                  222
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util0,             12822274
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_4_5,                  155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_38_39,                  288
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util0,             13719208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_5_6,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util0,             12910025
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_39_40,                  424
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_5_6,                59159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_alloc,                15788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch,                12953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_valid,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_full,                 5919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_fire,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_40_41,                  390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util1,               417030
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_6_7,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util1,                50908
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_41_42,                  199
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_1,                 1898
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_1_2,               251319
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_2_3,               474733
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_42_43,                  208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_3_4,               502586
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_miss,                 6676
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_0,             13747281
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_valid,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 5457
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_1,                16880
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_fire,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_all,              1485039
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_2,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_3,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_not_accessed,               731823
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_valid,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_fire,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_normal,                29244
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_valid,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: early_prefetch,                36421
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_fire,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_flow,                28628
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_43_44,                  131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util1,               388981
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_4_5,               346396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_store,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_5_6,               363763
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_load,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_6_7,              3753212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                 2408
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util2,               481181
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_44_45,                  117
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sum,             28432214
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_outstanding,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_mean,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_alloc,                15580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_45_46,                  124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sampled,              5692009
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_32_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_46_47,                  106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_47_48,                   91
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util2,               429424
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                  895
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                  895
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_in,               121484
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_0,             13746546
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                  887
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_48_49,                   95
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,                33461
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_1,                17634
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_30_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_27_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_25_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_update,                84851
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                  887
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_2,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_3,                 5916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_24_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_1_2,               251319
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_normal,                29206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                 7298
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                 7218
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_flow,                28940
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                 7108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_2_3,               474733
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_20_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_3_4,               502586
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_18_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_4_5,               346396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_16_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_5_6,               363763
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_alloc,                16064
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                 7596
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_49_50,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util3,                29876
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                 7603
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_0,             13747172
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                 7347
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_1,                16995
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                 7359
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_2,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                 7322
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util3,                25056
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_6_7,              3753212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_15_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sum,             51961437
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_50_51,                  101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util4,                17183
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_12_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_mean,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_51_52,                  124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_52_53,                  128
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_10_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util4,                14566
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_53_54,                  137
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util5,                 1674
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                 7438
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_3,                 5925
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                 7710
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_54_55,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_9_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_8_learning_phases,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                 7377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util5,                 1391
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_normal,                29599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                 7323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_6_learning_phases,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_55_56,                  109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util6,                  898
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                 7334
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                 7779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_56_57,                  112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_5_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_0_1,              4039194
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_57_58,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util6,                  673
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                 7315
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_flow,                28389
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                 7185
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_alloc,                15577
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict,                34380
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_plru,                33445
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_0,             13748284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_count,                50908
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_1_2,               292524
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_4_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_cycle,               860091
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_58_59,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_dcache,                  935
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_1,                15894
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_one_hot_pattern,                16662
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_2,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_in,               119885
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_3,                 5922
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_59_60,                 1922
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: blocked_in,                  210
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_3_learning_phases,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_2_3,               520582
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_2_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_3_4,               560534
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_out,               119869
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_prefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_in,                17718
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_normal,                29012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_out,                17718
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update,                17718
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_half,                   75
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update_hit,                15542
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_empty,             13648096
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup,               119885
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_enq,               112249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sum,            112421583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_hit,                88920
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_deq,               121448
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_1_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_4_5,               383446
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_1_learning_phases,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_5_6,               430647
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_2_learning_phases,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_mean,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_0,             13635688
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_0,                10838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_3_learning_phases,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_req,               178325
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_6_7,              7543188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_4_learning_phases,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_req,                30905
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_0,             13657867
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_1,                 6880
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireblock_req,                30905
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_5_learning_phases,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: move_instr_count,              1985513
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sampled,              2627181
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_6_learning_phases,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: fused_lui_load_instr_count,                96014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_req,                39133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_req,                38583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_8_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_overflow,               329029
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l2,                11475
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_9_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_0_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_0,                  720
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_0,             13657867
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l1,                27108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_2_4,                84732
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_10_learning_phases,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_6: part_data_read_counter,              3586044
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_12_learning_phases,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_7: part_data_read_counter,              3544984
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_15_learning_phases,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_4_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_1,                 7412
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_1,                  442
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_16_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_5: part_data_read_counter,              3860880
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_6_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_1,                 6323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_2,                  354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_1,                 6323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_18_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray: tag_read_counter,              7397083
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_20_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_8_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_3,                  616
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_10,                23238
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_4,                  498
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_24_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_10,                19705
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_5,                  240
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_10,                19705
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_10_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_req,               176691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_25_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_valid,              1268336
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_6,                  209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_12_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_fire,              1265911
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_27_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_14_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_valid,              1268336
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_30_learning_phases,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_fire,              1265911
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_16_18,                 9272
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_11,                 2775
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_7,                  583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_18_20,               143340
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_req,                30428
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_0,             13768174
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_20_22,                69234
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_0,                19561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq,               154529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireblock_req,                30428
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_1,                 1942
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_22_24,               133410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_0,                18376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromBOP,                46778
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_24_26,               175418
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_req,                38175
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_req,                39244
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l2,                11924
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s1_valid,                 6627
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_11,                  223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_8,                  575
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_26_28,               186782
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s2_valid,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l1,                27320
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s3_valid,                18847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s4_valid,                  184
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_28_30,               177920
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_9,                  276
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_11,                  223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_10,                  316
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_100,                50167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW.freeList: empty,                 1651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_100,                77049
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_11,                  124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_fire,                19935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_100,                77049
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_12,                  475
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_101,                13942
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_valid,                19935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_30_32,               179881
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_101,                 7848
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_13,                  579
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_101,                 7848
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_14,                  367
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_fire,                19761
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_110,                14431
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_15,                  582
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s1_valid,                 6528
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count,                17215
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s2_valid,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_32_34,               161588
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromSMS,                97119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_34_36,               146123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_16,                  231
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_110,                 1074
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_17,                  237
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_valid,                19761
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_110,                 1074
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_18,                  220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count_filtered,                  295
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s3_valid,                22502
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_36_38,               128402
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_111,                22463
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_0,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_111,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_19,                  269
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_1,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_20,                  204
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_111,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_2,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_21,                  635
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: drop_prefetch,                 5116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_3,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_22,                 1201
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_4,                19935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_38_40,               112556
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_1,                19561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromTP,                  585
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_40_42,                94644
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_count,                  295
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s4_valid,                  281
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_42_44,                77166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_valid,                 1471
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq,               154529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_fire,                 1471
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_5,                19187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_23,                 4342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_flow,               165788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_6,              1267429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_24,                  466
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_alloc,                 6673
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sum,             13029218
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_25,                  562
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_26,                 1103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_prefetch,               108287
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_27,                  261
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_normal,                70038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_28,                  156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_29,                  299
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_0_1,              7610927
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_mergeA,                  400
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_30,                  235
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_1_2,              2233081
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_31,                  341
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_0,             13717997
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_44_46,                64987
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromBOP,                46778
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_valid,                 1637
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromSMS,                97119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_fire,                 1411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_46_48,                56472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s5_valid,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_cycle,                16831
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_2_3,              1879366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_pf_gen,                78339
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_1,                50829
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_3_4,              1243518
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_valid,             24133211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_2,                 1273
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_4_5,               709507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_fire,             10713007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_3,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_5_6,                93473
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_valid,             17259496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_6_7,                  243
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_fire,             14391704
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_fire,              1267429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromTP,                  585
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_valid,              1269854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_48_50,                48953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_resp_count,                  294
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                 3807
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_6,                 4696
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                 1331
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_6,                 2846
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_50_52,                44628
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_fire,              1267369
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_0_1,             13768493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_valid,              1269794
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_1_2,                 1568
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                  200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_6,                 1795
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_52_54,                40493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                  118
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_7,                  615
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_54_56,                38009
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_2_3,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_56_58,                34824
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue: ProbeL1DCache,                 7764
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_resp_count,                  295
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_7,                  493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                  151
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_58_60,                31651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grant_req,                 6777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: inflight_cycle,                16684
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grantdata_req,                 6777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter0,             13753432
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_accessackdata_req,                 1946
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter1,                15832
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_hintack_req,                20522
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter2,                  852
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_3_4,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_7,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_60_62,                29247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_release_req,                25148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_62_64,               357449
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_8,                 3420
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,            400301702
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_8,                 1325
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_8,                 1966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_0,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,              3390163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit,               143217
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_hit,                23334
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_fire,                47485
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_hit,                37188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,               191821
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                 8026
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                88528
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: retry,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count,                 6994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,               707079
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source0,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss,                29244
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_0,                  631
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source1,                 6983
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_miss,                 6777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_valid,                47485
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,              5381608
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_busy,               137953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_miss,                 1945
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,               535490
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_idle,             13632163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: resp_blocked,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_cannot_enq,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: ptw_ppn_af,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_valid,                47485
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,               846637
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble_when_ftq_full,                 9282
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_count,                 7019
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_0_1,                30436
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_cycle,               110164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_1_2,                27034
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_2_3,                22255
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_alloc,                 2540
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_3_4,                20497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count0,                  295
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: redirectAhead_ValidNum,               190055
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_update,                44945
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: hash_conflict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_sent,                 6838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fromBackendRedirect_ValidNum,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_20_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_0,                11992
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: toBpuRedirect_ValidNum,               286353
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_4_5,                19133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_evict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                  151
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_5_6,                18637
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count1,                47484
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_21_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sum,             19999997
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_22_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_0,                 8972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_23_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_24_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_0,                  117
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_25_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_0,                 4314
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_26_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_27_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_28_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_29_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_6_7,                16491
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_1,                  628
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_7_8,                17978
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_mean,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_valid,                 6838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sampled,              3188483
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_by_mq,                  266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_0_1,                25959
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util0,             12812849
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_1_2,                22772
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util1,               497229
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_2_3,                18254
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util2,               438392
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_1,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_evict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_miss,                 4298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util3,                15866
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_3_4,                16712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util4,                 4707
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_updated,                 2540
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_0_1,                 1059
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_1,                  611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_4_5,                15488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util5,                  775
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_5_6,                15336
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1_2,               273380
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_6_7,                13461
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util6,                  283
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_page_fault,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_7_8,                15235
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util7,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_access_fault,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_valid,               141233
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_pipe_unready,                61288
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2_3,               439324
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3_4,               380398
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_cycle,               957267
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_0_1,                 4477
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_count,                57927
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_1_2,                 4262
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_2_3,                 4001
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_3_4,                 3785
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_4_5,                 3645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault1,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_5_6,                 3301
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_8,               233032
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_6,               201737
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_alloc_harzard,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4_5,               256725
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_6_7,                 3030
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access,                62704
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_update_harzard,                 6591
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit,                14818
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_7_8,                 2743
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit,                31812
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_3_4,                25148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit,                15021
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5_6,               257231
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit,                  782
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit,                15803
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6_7,               164487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_3,               191692
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_1,                 2041
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7_8,               157513
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_fire,                75594
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8_9,               226540
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_3_4,                57889
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9_10,               344704
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_prefetche_queue_busby,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sum,               145903
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10_11,               239167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_4_5,                  101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11_12,                96815
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_1,                 5466
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_1,              5702266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre,                 2128
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_5_6,                60524
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_1,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_2,              2217604
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                 1083
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_0_1,             13644516
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12_13,                83865
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_1,                 7129
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_3,               746550
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch,                12953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_4,               371931
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_5,              1682437
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13_14,                46749
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre,                 2128
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access,                32410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_miss,                 6777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit,                 6503
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 5382
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14_15,                51959
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_1_2,               108709
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_all,              1440697
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit,                21654
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15_16,               105699
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_6,               175951
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit,                 4141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_not_accessed,               688349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16_17,                62868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_2_3,                14570
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_3_4,                 1625
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sum,               637457
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_10,              1443433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                  168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_4_5,                  458
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_mean,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_12,               498012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_2,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sampled,                61228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_15,               305471
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_2,                  919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_req,                47903
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train,                51625
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train_stall_for_st_not_ready,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_cross_page,                 3722
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_5_6,                  134
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                  196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_6_7,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_7_8,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit,                 4141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_2,                 3643
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_8_9,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_9_10,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_2,                 5361
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: early_prefetch,                35499
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grant_req,                 6430
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grantdata_req,                 6430
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre,                 1824
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_accessackdata_req,                 1921
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_hintack_req,                20662
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1_2,                 1344
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre,                 1824
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2_3,                 3249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access_first,                54535
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sum,               135519
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_2,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3_4,                 3929
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_first,                 7411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_release_req,                24916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4_5,                 3296
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_2,                 2173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_first,                31278
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit,               135958
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5_6,                 4095
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_hit,                18842
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_first,                14947
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6_7,                 3536
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_first,                  768
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_hit,                35775
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7_8,                 2438
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_0_1,             13645381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8_9,                 2768
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_1_2,               115444
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_2_3,                 8368
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9_10,                 2163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_3_4,                  611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_4_5,                  145
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10_11,                 2314
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_5_6,                   92
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_6_7,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11_12,                 2440
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_7_8,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12_13,                 2502
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_3,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13_14,                 1698
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_first,                15715
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: retry,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14_15,                 1588
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15_16,                 1922
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss,                29012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_miss,                 6430
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16_17,                21946
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sum,              1509478
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_miss,                 1920
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre_first,                 2124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sum,                10384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_mean,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sampled,               166868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre_first,                 2124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_3,                  966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_0_1,             13760068
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1_2,                20922
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_1_2,                 9718
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2_3,                19610
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access_first,                32410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_0_1,                29310
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3_4,                 5045
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_2_3,                  321
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4_5,                 4103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_first,                 6503
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_1_2,                23871
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5_6,                 2037
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_3_4,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                  241
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_2_3,                21092
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_first,                21654
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6_7,                 7181
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7_8,                 6419
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_first,                 4141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_3_4,                21243
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_4_5,                17858
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8_9,                 4347
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_first,                 4141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_5_6,                19465
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9_10,                 5046
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_3,                 3169
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10_11,                18219
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_6_7,                16134
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_3,                 9264
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11_12,                 7865
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12_13,                11030
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13_14,                 7343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_7_8,                15997
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14_15,                 5276
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_3,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15_16,                 9793
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_3,                 1950
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16_17,                32632
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_0_1,                24736
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre_first,                 1824
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sum,   521326291519521231
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_1_2,                19668
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_mean,          83640686232
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sampled,              6232927
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_2_3,                17222
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre_first,                 1824
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sum,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_3_4,                17583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: rwHarzad,                 7324
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_overflow,              1896574
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_0_1,               107956
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_4_5,                14357
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: out_blocked,                  210
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_5_6,                16081
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex0,                92387
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_6_7,                13077
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex1,                  224
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_7_8,                13234
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1_2,               125826
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_4,                  314
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2_3,               190486
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_0_1,                 4574
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex2,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_1_2,                 4203
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_0_1,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3_4,               174394
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4_5,               124630
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5_6,               123555
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_4,                 2733
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex3,                 1788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_2_3,                 3870
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6_7,               126878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7_8,               132929
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8_9,               125574
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_3_4,                 3660
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex4,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_4_5,                 3501
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_5_6,                 3384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9_10,               124010
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_6_7,                 3057
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_7_8,                 2763
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_3_4,                24916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex9,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex10,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10_11,               173497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11_12,               146513
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_4,                 3064
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_3_4,                52927
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12_13,               162108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13_14,               204778
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_4,                 4012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex12,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_4_5,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_5_6,                54616
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_4,                  909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14_15,               122538
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch,                12718
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex0,                69706
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_miss,                 6430
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex1,                66242
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_4,                 2148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15_16,               158552
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16_17,              3908703
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sum,            400301689
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 5485
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex2,                66076
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_mean,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: fused_instr,               109042
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_all,              1505529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex3,                65906
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex0,                19162
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_not_accessed,               728500
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex1,                19142
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_valid,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_fire,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex2,                19129
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_valid,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: early_prefetch,                35380
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex3,                19105
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0_1,                 2223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex4,                19088
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_fire,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex5,                19071
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1_2,               199719
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex6,                19045
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2_3,               274605
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex7,                19036
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3_4,               337384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_2: part_data_read_counter,              3651772
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex0,                   86
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                  212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4_5,               353389
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_hit,               262205
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex1,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5_6,               350446
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_miss,               387870
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex2,                  245
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6_7,               357609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex3,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                 3716
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex4,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7_8,               347344
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex5,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                12709
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8_9,               358251
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex6,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                 1345
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex7,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                 2132
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9_10,               365885
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex8,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                 2487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex9,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10_11,               385691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex10,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                12995
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11_12,               431450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex11,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                 1569
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12_13,               468070
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex12,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                 2043
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13_14,               475751
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex13,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                 2286
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14_15,               461201
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                12878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex14,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15_16,               431530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                  920
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16_17,               433391
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17_18,               409834
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                 2106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                 2553
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18_19,               328834
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                13015
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19_20,               299124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex2,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                 1103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20_21,               268693
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex3,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                 2173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21_22,               240949
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex4,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,                78339
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22_23,               217671
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23_24,               194404
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,                49522
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex5,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24_25,               173486
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,                12726
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex6,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25_26,               155745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,                10042
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex7,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,                 4549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex8,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,                 4764
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex9,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,                 4541
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26_27,               142259
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex10,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,                 4554
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27_28,               129867
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,                 4703
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex11,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28_29,               121425
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,                 4416
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex12,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29_30,               112286
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,                 4550
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex13,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30_31,               103148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31_32,                94164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex14,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,                 4535
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex15,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,                 4580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32_33,                87657
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,                 4651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex0,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33_34,                80996
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,                 4451
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex1,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,                 4505
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex2,                 3373
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,                 4559
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex3,                 3367
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,                 4600
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34_35,                73833
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex0,                 2629
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,                 4766
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex1,                 6005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35_36,                68620
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36_37,                63365
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,                 4506
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex2,                 6974
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37_38,                58449
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex3,                 6959
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,                97385
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex4,                 7097
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38_39,                54325
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex5,                 7081
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grant_req,                 6777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39_40,                50767
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex6,                 7092
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grantdata_req,                 6777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40_41,                47098
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_accessackdata_req,                 1904
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex7,                 7071
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_hintack_req,                20526
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex0,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeack_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex1,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex2,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_release_req,                25110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex3,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit,               136537
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex4,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_hit,                19136
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex5,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_hit,                36217
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex6,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41_42,                44460
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42_43,                41669
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex7,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: retry,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex8,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss,                29206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex9,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_miss,                 6777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex10,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_miss,                 1903
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex11,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex12,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex13,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_0_1,                28348
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex14,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_1_2,                23248
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex15,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_2_3,                22420
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_3_4,                19747
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill,                 6756
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_4_5,                18748
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill,                50908
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43_44,                39543
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_5_6,                17489
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill,                  175
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_6_7,                18221
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_7_8,                17522
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_0_1,                23946
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill_pre,                21018
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_1_2,                19175
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_2_3,                18368
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44_45,                37334
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_3_4,                16031
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45_46,                35819
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_4_5,                15190
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46_47,                33528
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_5_6,                14210
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47_48,                31949
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_6_7,                14992
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48_49,                30622
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49_50,                28643
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_7_8,                14625
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50_51,                27507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_0_1,                 4402
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51_52,                26116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_1_2,                 4073
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52_53,                25245
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_2_3,                 4052
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53_54,                24097
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_3_4,                 3716
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54_55,                23154
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_4_5,                 3558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_fire,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55_56,                22842
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_5_6,                 3279
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_valid,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56_57,                21706
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_6_7,                 3229
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_fire,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57_58,                21255
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_7_8,                 2897
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_valid,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58_59,                20593
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_3_4,                25110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_fire,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59_60,                20469
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_valid,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60_61,                22303
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_fire,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61_62,                21853
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_3_4,                53551
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_valid,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62_63,                24070
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_4_5,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63_64,                30259
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_0,                  206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_5_6,                55353
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64_65,              3504141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_1,                  621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch,                13002
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                 2695
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,               267335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_miss,                 6777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,              4232196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_0,                  240
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 5426
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                 5621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_1,                18651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_all,              1505884
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                56105
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest,                19561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,              2399085
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_0,                19561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,               261406
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_not_accessed,               745620
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                 4373
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                61228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,              3326488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: early_prefetch,                35308
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                63981
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count,                 8240
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                29872
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count_filtered,                 1974
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,               260836
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_count,                 1974
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,               166868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_cycle,             48272183
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_0,                25769
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                87207
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_resp_count,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_0,                25769
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                69167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_resp_count,                47484
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                 1213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_0,             18029946
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: inflight_cycle,             13510354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,               369868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_1,                 9965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter0,             13747347
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,              2420938
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_1,                 9965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter1,                22731
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                14368
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_1,             17921141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                22682
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter2,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_2,                 5609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                 6558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_2,                 5609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                 4650
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_2,             17947055
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,              3183110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_3,                 4687
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_3,                 4687
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,               143378
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_3,             17836651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                12490
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_0,                19935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,              2565953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count,                93030
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_0,                19935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                 1121
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count_filtered,                41655
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_1,                19187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,              1774117
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_count,                41654
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_1,                19187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_cycle,            105705224
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                59331
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_0,                21566
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_resp_count,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,              4074450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_0,                21504
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_resp_count,                47484
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,              1386311
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_0,                17270
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: inflight_cycle,             13757998
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,               150066
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_1,                21233
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter0,             12663597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter1,              1042144
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_1,                 8108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                33366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter2,                54124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_1,                 8072
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                12029
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter3,                 7482
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_0,                 7679
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,               157746
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter4,                 2285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_1,                 8236
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,               521472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter5,                  432
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_2,                 1380
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                82834
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter6,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_2,                 1377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                 2121
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_0,                 1285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                 5345
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_1,                 1390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                19327
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_3,                  258
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,              1597407
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_3,                  258
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_0,                  201
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_1,                  104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_4,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_4,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_0,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_1,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: io_refill,               114119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: total_prefetch_en,                  766
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: useful_prefetch_en,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: late_prefetch_en,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: demand_miss_en,               210450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: cache_pollution_en,                14318
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_using_replacement,               224481
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_bank_conflict,               158191
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_from_prefetched_line,                 5590
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_first_read_from_prefetched_line,                 5581
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit_filter,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: utilization,             86857085
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_req,              1489345
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sum,             86857084
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_s1_kill,                74022
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_mean,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit_way,              1264864
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_0_1,              6275958
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_1_2,              1111709
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_conflict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_2_3,               775930
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_3_4,               602557
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit,              1217017
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_4_5,               510263
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss,               198306
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_5_6,               410748
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_succeed,              1217017
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_6_7,               313106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss_or_conflict,               198306
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_7_8,               310487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_8_9,               278033
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: actual_ld_fast_wakeup,              1076878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_9_10,               239266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: ideal_ld_fast_wakeup,              1183142
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_10_11,               205677
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_11_12,               195474
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_using_replacement,               305316
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_12_13,               188550
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,               149864
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_13_14,               177786
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_14_15,               165827
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_from_prefetched_line,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_15_16,               145340
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_first_read_from_prefetched_line,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_16_17,               140117
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_17_18,               123793
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit_filter,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_18_19,               106402
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,              3298937
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_19_20,                94084
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,               186984
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_20_21,                87280
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,              2993621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_21_22,                91187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_22_23,                83352
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_23_24,                70869
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_24_25,                64859
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_conflict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_25_26,                60100
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_26_27,                56781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,              2882057
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_27_28,                52789
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,               229896
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_28_29,                49473
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,              2882057
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_29_30,                46160
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,               229896
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_30_31,                45999
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_31_32,                40289
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,              2855589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_32_33,                38764
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,              2803931
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_33_34,                33851
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_34_35,                32641
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_using_replacement,               262843
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_35_36,                28245
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,               172336
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_36_37,                26706
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_from_prefetched_line,                 6584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_37_38,                26540
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_first_read_from_prefetched_line,                 6576
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_38_39,                22970
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_39_40,                25729
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit_filter,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_40_41,                21716
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,              2104283
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_41_42,                21105
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,               114373
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_42_43,                22825
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,              1841440
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_43_44,                21068
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_44_45,                18207
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_data_nack,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_45_46,                21700
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_46_47,                17935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_47_48,                21727
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_conflict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_48_49,                15658
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_49_50,                17299
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,              1772155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_50_51,                19058
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,               217755
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_51_52,                12786
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,              1772155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_52_53,                10820
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,               217755
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_53_54,                12516
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,              1630598
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_54_55,                11936
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,              1723285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_55_56,                 7524
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_56_57,                 9774
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_57_58,                 8916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_58_59,                 9290
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_59_60,                11117
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_60_61,                 7792
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_61_62,                 9471
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_62_63,                 8388
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_26,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_63_64,                 4717
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_26,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_64_65,                 8425
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_65_66,                 5835
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_66_67,                 5790
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_67_68,                 5942
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_68_69,                 6122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_69_70,                 4039
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_70_71,                 3649
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_28,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_71_72,                 3369
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_28,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_72_73,                 2900
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_0,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_73_74,                 2573
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_1,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_74_75,                 6184
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_29,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_1: part_tag_read_counter,              2104283
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_fire,                19187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_29,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_75_76,                 2870
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_0,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_2: part_tag_read_counter,              1489345
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_valid,                19187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_1,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_76_77,                 4123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_30,                 4333
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer.freeList: empty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_fire,                18986
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_30,                 4318
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_77_78,                 4480
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_0,                 4066
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_valid,                18986
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,              1855473
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_1,                 4503
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_78_79,                  945
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_fire,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_31,                 3533
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_79_80,                 3833
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,               188030
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_valid,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: full,                 4778
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_31,                 3492
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_fire,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_2,               152575
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_0,                 3001
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: exHalf,               392708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_1,                 4011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_valid,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_1_2,               114563
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: empty,              6275958
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: redirect_num,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,                74617
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_fire,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: enq,              5624309
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_num,                45299
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: ld_ld_violation,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_valid,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                81366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_fire,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,              3111953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sum,                39122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: utilization,             18204861
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,                50040
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sum,             18204861
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                52017
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_overflow,                  274
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_valid,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,              1989910
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_0_1,             13731267
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_2,                36736
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_1_2,                38848
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_overflow,                 1651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_2,                36948
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_0_1,             11270301
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_2,              1415323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_1_2,               715894
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,              6517186
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_2_3,               402887
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,               246652
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_3_4,               246137
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_1,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,               601655
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_4_5,               156310
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_read_counter,             31769980
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_5_6,               112664
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_1,               109955
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_6_7,                95557
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                  259
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_2,                95540
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_7_8,                74008
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_1,                  867
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_1_2,                75038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_8_9,                60716
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                  645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_9_10,                50179
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                  645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_10_11,                42619
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_11_12,                35011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                  242
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_12_13,                30733
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_0,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_13_14,                32561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_0,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_14_15,                29078
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_15_16,                28484
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_1,                  220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_16_17,                34618
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_1,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_17_18,                31279
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_1,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_18_19,                20050
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_19_20,                19997
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                 1169
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_20_21,                36014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                 4186
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_21_22,                20000
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,             35946321
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_22_23,                16795
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_1,                  853
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_23_24,                15212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                10168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_1,                  853
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_24_25,                12219
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_1,             31159752
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                 5572
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_25_26,                11180
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_2,                 1054
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                19045
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_26_27,                10289
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_2,                 4144
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_27_28,                12398
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_2,             35946605
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                30351
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_28_29,                12550
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_3,                  753
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                 7452
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_29_30,                13377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_3,                  753
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                 3998
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_30_31,                14787
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_3,             31159769
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                46410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_31_32,                 9110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                  913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                34544
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_32_33,                 9189
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                  913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                 6039
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_33_34,                 9911
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_1,                  862
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                 2712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_34_35,                 8005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_1,                  862
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                37080
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_35_36,                 4595
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                  335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                30868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_36_37,                 4162
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                  328
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                 9317
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_37_38,                 5584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                  311
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                 4797
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_38_39,                 5906
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                  272
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_39_40,                 4066
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                18972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                  280
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_40_41,                 3373
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                33791
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                  273
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_41_42,                 3100
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                 6139
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                  163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_42_43,                 3145
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                 3475
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                  119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_43_44,                 5583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                   85
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                 9966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_44_45,                 2499
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                   84
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                16126
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_45_46,                 2576
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                 4011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_46_47,                 2333
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                 2375
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_47_48,                 7237
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                19058
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_48_49,                 1912
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                16304
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_49_50,                 1462
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                   64
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                 3611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_50_51,                 1501
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                   97
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                 2095
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_51_52,                 1159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                59872
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_52_53,                 1146
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                17919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_53_54,                 1188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                 3240
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_54_55,                 1098
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                 1835
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_55_56,                  771
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                25078
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_56_57,                  612
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                16212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_57_58,                  388
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                28140
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_58_59,                  658
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                 2531
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_59_60,                  285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sum,             19014827
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_60_61,                  483
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_61_62,                  509
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_62_63,                  584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_63_64,                 2081
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: full,                 2665
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: exHalf,                87912
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_0_1,              7181526
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: empty,             11270302
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_1_2,              1562384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: enqs,              1749459
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_2_3,              1698288
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_8,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: stld_rollback,                 9135
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_3_4,              1181721
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_8,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_0,               101003
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_4_5,              1059887
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_0,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_5_6,               525828
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_1,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_1,                62907
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_6_7,               356586
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_9,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_7_8,               128756
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_9,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_8_9,                75043
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_2,                46592
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_9_10,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_10,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_10,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_0,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_real_issued,                97381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_1,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_valid,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sum,             18554273
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_12,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_12,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_0,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_1,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req,                  295
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_0_1,              6868699
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay.freeList: empty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_0,             13768257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.fpBusyTable: busy_count,            101246038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_1,                 1859
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                24393
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: utilization,            245423775
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                47902
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sum,            245423772
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_14,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp,                  295
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_nums,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_mean,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_14,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_1_2,              1775824
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_set_way_match,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intBusyTable: busy_count,            385595668
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_0,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_access0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_2_3,              1714112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_3_4,              1496639
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: drop_prefetch,                 5705
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_success,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_4_5,              1110888
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank_ignore_ready,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: access0,                12726
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_fail,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_flow,               159797
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_overflow,                10652
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_1,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_miss0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_alloc,                 5946
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: miss0,                10042
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_0_1,              2726787
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_5_6,               512468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_count,                 1972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_1_2,               541691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_pf_count,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_valid_num,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_2_3,               513270
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_3_4,               492595
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_16,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_4_5,               476765
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_prefetch,               107396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: prefetch_req_fire_by_generator,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req,                  295
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_6_7,               202069
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_16,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_5_6,               459438
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_normal,                64832
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_total,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_0,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_6_7,               452903
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_succ,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp,                  295
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_7_8,                73342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access,                12726
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_8_9,                16058
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_valid,             37805394
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_fail,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_mergeA,                  392
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: hit,                 2578
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_9_10,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access0,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank_ignore_ready,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access1,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank_ignore_ready,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access2,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_fire,             29317651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_7_8,               345609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_1,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_8_9,               319370
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_9_10,               309393
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_valid,             26629407
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_10_11,               279568
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_11_12,               244379
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_0,             13716916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_real_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_1,                52131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_replayCarry,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_fire,             26310491
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_12_13,               243878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access3,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_18,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_13_14,               219147
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_18,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_14_15,               206303
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_0,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_15_16,               195026
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_2,                 1056
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_wayPrediction,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_1,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_16_17,               179228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_3,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                10005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access4,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_fire,                  862
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                 6787
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_valid,                  862
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access5,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_17_18,               174285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_18_19,               155628
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_19_20,               140649
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_fire,                  832
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access6,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access7,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access8,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_valid,                  832
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                29084
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_20_21,               130594
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_21_22,               130228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access9,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_22_23,               111920
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_20,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                 3356
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_23_24,               101741
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_20,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_24_25,               104399
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_0,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_25_26,                84129
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                42323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                 1157
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                15057
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_26_27,                82616
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_1,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req,                54393
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access10,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_27_28,                75889
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req_stall,                  307
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access11,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_req,               172461
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access12,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access13,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_req,                28748
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_28_29,                72419
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access14,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall,                 7728
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_29_30,                73920
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_30_31,                66843
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_22,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access15,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access16,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                  144
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                 7669
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_22,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall,                  754
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access17,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_0,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_31_32,                66793
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshr,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access18,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                33427
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                  100
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access19,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access20,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                36057
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mainpipe,                  426
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access21,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_1,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_32_33,                57499
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access22,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                11554
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                 4583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access23,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mainpipe,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_33_34,                58420
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                29440
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access24,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access25,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_34_35,                49776
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_35_36,                49524
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access26,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_dir,                 5275
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_36_37,                44168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access27,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                45662
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_37_38,                90656
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_valid,             22246645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_38_39,               288883
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_24,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_dir,                  551
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access28,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_39_40,               121678
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_24,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_40_41,              1775552
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_0,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_41_42,               399466
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_1,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_42_43,                33949
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_fire,             14925947
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access29,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access30,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_43_44,               169760
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_25,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_valid,             20545898
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_44_45,                74061
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_25,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access31,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkC,                  681
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_45_46,                31512
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_46_47,                70749
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access32,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshrTask,                 1396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_fire,             14925947
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_47_48,                43647
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_26,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access33,                   74
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access34,                   77
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_26,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_48_49,                27927
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mshrTask,                  209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access35,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_49_50,                45190
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_0,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,              1008737
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                61791
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access36,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req,                54317
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_1,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_50_51,                36766
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sum,               877332
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_mean,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access37,                   88
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req_stall,                  262
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_51_52,                27116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_27,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access38,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_req,               165743
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_52_53,                36638
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_27,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access39,                   83
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sampled,                61791
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access40,                   73
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_req,                24439
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access41,                   73
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_0,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_53_54,                32015
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_1,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access42,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall,                 6634
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_54_55,                24720
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_28,                   98
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_55_56,                25042
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_28,                   98
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_56_57,                23131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_overflow,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access43,                   75
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_0,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_57_58,                21367
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                  148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_1,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_58_59,                18909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_29,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_59_60,                20644
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_29,                   69
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_60_61,                15280
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_0,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_61_62,                18044
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_10_20,                60730
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                   75
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_20_30,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall,                  558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access44,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access45,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access46,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mainpipe,                  357
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_1,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_62_63,                18324
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_30_40,                  371
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_30,                  315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_63_64,                17249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access47,                   75
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_30,                  299
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_64_65,                25370
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mainpipe,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill0,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_40_50,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_50_60,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill1,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_60_70,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill2,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_70_80,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_65_66,                17297
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_0,                  291
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_80_90,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_90_100,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill3,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_1,                  252
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_66_67,                17080
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_dir,                 4487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill4,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill5,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_dir,                  410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_67_68,                14846
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_31,                  238
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill6,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_68_69,                13789
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_31,                  234
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_100_110,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_69_70,                12433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_0,                  137
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_70_71,                18168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_110_120,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_1,                  106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_71_72,                 7582
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_72_73,                 9231
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                 3645
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_73_74,                 8987
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sum,                 1775
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_74_75,                 7962
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkC,                  476
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill7,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_120_130,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_130_140,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_75_76,                13290
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill8,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshrTask,                 1358
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_76_77,                 8369
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill9,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_140_150,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill10,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mshrTask,                  151
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_150_160,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_160_170,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_77_78,                11661
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_overflow,                   83
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req,                55102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill11,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_170_180,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_180_190,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_78_79,                15965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,             13768423
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_79_80,                23020
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill12,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req_stall,                  284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_190_200,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_1_2,                 1692
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: full,                38985
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: exHalf,              1456556
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_req,               169897
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill13,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill14,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_req,                28313
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill15,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_200_210,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: empty,              2726787
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall,                 7704
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill16,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_210_220,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpBusyTable: busy_count,            101246038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_220_230,                  141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_230_240,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill17,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                 1275
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_valid,                13101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill18,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall,                  741
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill19,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill20,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_240_250,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_fire,                 6994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_valid,                13101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_250_260,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill21,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_fire,                 6994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                 1794
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                 1256
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill22,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mainpipe,                  388
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill23,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mainpipe,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill24,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,               584710
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_valid,                13101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill25,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_fire,                 6994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  930
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_valid,                13101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_fire,                 6994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill26,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                  139
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                33405
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,            110400159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_valid,                 1196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill27,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_dir,                 5226
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sum,               517900
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                  158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_mean,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill28,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_fire,                  422
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sum,            110400158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill29,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_dir,                  558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sampled,                33405
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill30,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill31,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkC,                  635
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill32,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_mean,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_valid,                  415
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_fire,                  412
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_valid,                 1425
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_overflow,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_overflow,                 8780
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_fire,                  376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshrTask,                 1508
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill33,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_10_20,                32606
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill34,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mshrTask,                  186
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_20_30,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill35,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req,                53929
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_30_40,                  288
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,              6706515
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_valid,                  368
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,               521535
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_fire,                  366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill36,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req_stall,                  261
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_40_50,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_50_60,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill37,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_req,               164970
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill38,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill39,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_valid,                13101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,               351947
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_req,                24010
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill40,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall,                 6709
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill41,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill42,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,               355474
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_fire,                 6994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,               247644
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall,                  563
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill43,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_valid,                 3146
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,               281471
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_80_90,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_90_100,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill44,                   64
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshr,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_100_110,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill45,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill46,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mainpipe,                  313
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill47,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_110_120,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_120_130,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_fire,                 3146
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,               268184
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mainpipe,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_half,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,               247956
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_130_140,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_empty,             13648632
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_enq,               112284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_fire,                  913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_140_150,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,               247628
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_deq,               121484
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_dir,                 4530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,               350082
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_0,             13635688
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,               256919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_150_160,                   85
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_160_170,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_valid,                  913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,               247610
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR.freeList: empty,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_170_180,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_fire,                  883
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_180_190,                   78
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_12_13,               201550
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_dir,                  408
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_0,             13657832
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_13_14,               419781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_valid,                  883
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_190_200,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_14_15,               235326
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_0,             13657832
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_15_16,               196932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_fire,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_200_210,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_16_17,               203289
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkC,                  500
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_17_18,               143588
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_210_220,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_valid,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_220_230,                  133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_fire,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_230_240,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_valid,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_240_250,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_fire,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_250_260,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_18_19,               175567
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_19_20,               138699
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_valid,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_fire,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_20_21,               130429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshrTask,                 1419
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_21_22,               113087
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_valid,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_22_23,               110966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_23_24,               108568
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mshrTask,                  155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_24_25,               108244
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                  390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_25_26,                82699
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: drop_prefetch,                 6005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_flow,               163249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_26_27,               110532
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_alloc,                 6648
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_27_28,                75202
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_280_290,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                  390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_28_29,                89233
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_full,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_valid,                 5708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                  386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_fire,                 5700
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                  386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_prefetch,               108088
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_valid,                 5533
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                  895
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_fire,                 5533
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_29_30,                61304
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_valid,                 5708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_30_31,                54647
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                  895
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_fire,                 5700
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                  887
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_valid,                 5533
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_31_32,                51231
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_normal,                68603
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                  887
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_fire,                 5533
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_32_33,                58158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_33_34,                44521
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_0,                  895
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_34_35,                41007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_mergeA,                  428
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_35_36,                39741
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_1,                  390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_0,             13714032
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_1,                54669
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                  242
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_2,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,             13770107
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_36_37,                34036
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_2,                 1341
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_37_38,                37816
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_3,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_4,                  913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_5,                  862
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_38_39,                32093
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sum,                 3074
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_valid,                 5717
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_39_40,                35023
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_3,                   73
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_fire,                 5714
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_valid,                 5572
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_40_41,                28385
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                 3768
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                 1353
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_fire,                 5572
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_41_42,                27779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                  197
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_42_43,                33755
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_0_1,             13767338
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_valid,                 5717
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_43_44,                23577
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_1_2,                 2488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_fire,                 5714
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_2_3,                  281
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_valid,                 5572
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_3_4,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_fire,                 5572
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                  135
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1000,                 7412
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1000,                 6326
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_44_45,                42685
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_45_46,                19550
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1000,                 6326
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_46_47,                24467
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_47_48,                22265
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_48_49,                15206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_49_50,                14552
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,             13770112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sum,               124712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_50_51,                18747
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_51_52,                22277
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_52_53,                26955
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_valid,                13487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_53_54,                23660
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_fire,                13487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_valid,                13453
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,             13745148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_54_55,                31644
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_55_56,                27837
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_fire,                13453
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                 6421
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_valid,                14221
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                 6295
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_fire,                14221
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                 2781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_valid,                14189
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_56_57,                24375
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_57_58,                19291
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_fire,                14189
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_58_59,                15765
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                 2285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_0,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                  718
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_0,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                  700
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_1,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_59_60,                14316
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_1,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_60_61,                22386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                  346
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_2,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_61_62,                 6632
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_62_63,                30547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_8_9,                  409
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_2,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_9_10,                  301
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_3,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_10_11,                  281
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_3,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_63_64,                17228
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                47775
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_4,                19761
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_11_12,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,               818118
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_4,                19761
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_12_13,                  102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_5,                18986
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_13_14,                   92
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,              6706515
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_14_15,                  166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_5,                18986
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_15_16,                  180
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_6,              1268383
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                  156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_16_17,                 3795
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_6,              1265958
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_17_18,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_7,                  376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_7,                  376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_8,                  259
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_8,                  259
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,            110400159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_9,              2747587
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_9,              2747587
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,             15498944
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_10,              1655021
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_10,              1655021
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,             94901727
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_11,              1142847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_11,              1142847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sum,             18576321
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_0_1,              6853547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_1_2,              1792786
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_hit,                55596
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_fire,                76671
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_2_3,              1726963
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,               104500
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                  461
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_3_4,              1488254
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                  454
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_4_5,              1093458
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                  178
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_5_6,               511716
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                   90
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_6_7,               207739
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_7_8,                79257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_8_9,                16353
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10000,                23238
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_9_10,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                  459
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10000,                19720
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                  178
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sum,             18548999
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_miss,                48842
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_valid,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkA,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_hit,                45979
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_valid,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_0_1,                16011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_miss,                58459
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_1_2,                 7355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_hit,                11252
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_valid,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_2_3,                 3334
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_miss,                13360
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_3_4,                 1480
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_hit,                27019
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_4_5,                  656
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_valid,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_miss,                77419
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_5_6,                  244
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_hit,                 8562
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                  496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_6_7,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_miss,                16050
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                  268
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_7_8,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_8_9,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10000,                19720
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_1,                  502
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_9_10,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_10_11,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_2,                  758
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_0,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_0_1,              6870364
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_1_2,              1775206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_2_3,              1714062
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_0,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_3_4,              1496469
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_0,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                 1362
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_0,                   74
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_4_5,              1110530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_0,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_5_6,               512193
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_6_7,               201933
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_0,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                  174
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                  197
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_11_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_fire,                76671
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_0,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_7_8,                73299
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_0,                  542
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_8_9,                16045
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_0,                  177
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_9_10,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                 3669
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                  221
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_12_13,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_3,                  764
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_13_14,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_1_way_hit,              5456102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_1_way_hit,                 1748
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_fire,               153342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_stall,                 2667
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0,                14393
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                  214
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0_has_empty,                13493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_10_15,                 3627
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_15_20,                14693
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way0,              1624203
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_20_25,                 1621
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1,                14708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1_has_empty,                13720
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_1,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_25_30,                   91
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way1,              1351410
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_30_35,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2,                15279
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11000,                 2775
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.prefetchMetaArray: meta_refill_num,                95196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11000,                  223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_35_40,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_req,                29012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_hit,                18931
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2_has_empty,                14330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_1,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way2,              1190151
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_40_45,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,               707079
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11000,                  223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                91078
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                16777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,              2254193
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,              4765382
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,              3672617
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_1,                   78
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_req,                24916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3,                15100
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_1,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_hit,                15910
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3_has_empty,                14149
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_fire,               153342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_45_50,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                77962
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                18032
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,              4694886
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                46450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,              4694886
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,              2384247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,              2384687
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,              2356748
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                91078
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,              2298052
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                  206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                12553
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,              2350343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                21791
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                 6405
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                 5698
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100000,                50167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100000,                77065
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100000,                77065
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sum,             30203762
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_mean,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sampled,              4694886
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way3,              1272084
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_dirty,                 1235
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_stall,                 2667
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TIP,                 9926
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_1,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_1,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_1,                  605
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TRUNK,                24916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_1,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_INVALID,                19086
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_1,                  133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_1_2,               397453
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_2_3,               605544
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_1,                  133
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sum,                 1771
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_3_4,               519153
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_4_5,               368239
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_5_6,               375970
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_6_7,               240270
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_7_8,               225652
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_8_9,               349935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_9_10,               546325
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_10_11,               371162
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_11_12,               163705
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,             13768426
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                 1607
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_95_100,                38438
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_12_13,               132274
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_13_14,                75015
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_14_15,                77963
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_15_16,               158589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101000,                13942
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_10_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_15_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_16_17,                87637
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101000,                 7848
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_20_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101000,                 7848
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_25_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                29004
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_30_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_35_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                  817
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_40_45,                 7257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                  104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_45_50,                 1544
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_50_55,                  297
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_55_60,                  552
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_60_65,                  319
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_65_70,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                  125
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_70_75,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_75_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_80_85,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_95_100,                15123
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_10_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                  529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_fire,                76671
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                  213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_all,                76671
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_30_35,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110000,                14431
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110000,                 1075
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110000,                 1075
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_all,             14545874
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_35_40,                  837
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_40_45,                   83
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_45_50,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type1,                  782
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type1,               150330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type2,                15653
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type2,              2919714
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type3,                 1043
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type3,               192783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_95_100,                 1197
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_10_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type5,                 9005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_40_50,                 5356
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type5,              1845646
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_50_60,                  344
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_60_70,                  268
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111000,                22463
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: drop_prefetch,                 5558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_70_80,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type6,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111000,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_flow,               159061
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111000,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type6,                 3337
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_alloc,                 5909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_full,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111001,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type7,                 3132
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_prefetch,               107514
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type7,               613254
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_normal,                63770
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111010,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type8,                17257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_mergeA,                  520
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111011,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_0,             13717343
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type8,              3252908
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_1,                51759
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type9,                27452
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_2,                  905
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type9,              5135278
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_3,                  106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type10,                 2117
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_140_150,                  375
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_150_160,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111101,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_160_170,                  958
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type10,               392714
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type11,                  181
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                 3357
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_170_180,                  920
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type11,                34312
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                 1182
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_180_190,                  684
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type12,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                  154
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type12,                 5598
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_190_200,                  833
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                   95
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_200_210,                 2207
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_210_220,                 1095
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_220_230,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_230_240,                 2096
[PERF ][time=            13770117] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111111,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_240_250,                  242
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_250_260,                  119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_260_270,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_270_280,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_280_290,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_290_300,                  373
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access,              7838114
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: hit,              7822921
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access,              1427616
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access0,                33922
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access1,                 1477
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: hit,              1401888
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access2,                73659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access0,              1001238
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access3,                  127
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access4,               555493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access2,                 1594
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access3,                 3535
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access4,                 4197
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                  160
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access5,                 3284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access6,                 2648
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access7,                29530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access8,                 3469
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access5,                30438
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access6,                61300
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access9,                 5620
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access10,                 9709
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access7,                11973
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access11,                12942
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access8,                87390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access12,                 6933
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access9,                22785
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access13,                 2838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access14,                12127
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access15,                 2567
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access16,                28106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_40_50,                 1985
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access17,                17952
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access10,                 9630
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access18,                 4104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_50_60,                  247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access19,                 3503
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access11,               118844
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access20,                 4037
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_60_70,                  151
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access21,                 2658
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_70_80,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access12,                32769
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access22,                 3428
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                 1414
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access13,               109409
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access23,                 3100
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access14,               190729
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access15,                14682
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access24,                21998
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access25,                15372
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_140_150,                  163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access16,               441718
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_150_160,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access17,                 1354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access18,                 2078
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_160_170,                  472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access26,                10881
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                  139
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_170_180,                  537
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access27,                 2013
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                  158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access19,               127891
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access28,                 5154
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_180_190,                  297
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access29,                 6740
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_190_200,                  137
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access30,                 5337
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_200_210,                 1077
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access20,                49099
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access31,                 8405
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access32,                27644
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access33,                 7495
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_210_220,                  528
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access21,                17712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access34,                 9635
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access35,                 8525
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access22,                40589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_220_230,                   90
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access36,                 9516
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access23,                 1464
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_230_240,                 1057
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access37,                 5249
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access24,               593309
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_240_250,                  213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access38,                 5994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_250_260,                   91
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access25,               142979
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_260_270,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access26,               151140
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access39,                23737
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_270_280,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access27,                16818
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access28,                44942
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_280_290,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access29,               241863
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access40,                62907
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_290_300,                  216
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access30,                30717
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6192
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access31,               216965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access41,                 8649
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access32,                56547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access33,               150213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access42,                 7455
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access43,                12158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access44,                 7677
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access45,                 7848
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access46,                 8138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access47,                 6908
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access34,                24174
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access35,                34168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_40_50,                  743
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access36,                84495
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_50_60,                  172
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access37,               326148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_60_70,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_70_80,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access38,               318928
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill2,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_80_90,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access39,              2814068
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill3,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access40,               371677
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access41,                33280
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill4,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access42,                28246
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access43,               315177
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_140_150,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill5,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_150_160,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access44,               177505
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_160_170,                  176
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access45,                28204
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_170_180,                  268
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill6,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access46,                 9827
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill7,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill8,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_180_190,                  190
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access47,               102163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill9,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_190_200,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill10,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill11,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill12,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill13,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_200_210,                  400
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill0,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_210_220,                  253
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill14,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                  237
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_220_230,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill15,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill16,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill17,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill18,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill19,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill20,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill21,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill22,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill23,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill24,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill25,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill26,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill27,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill1,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_230_240,                  439
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill2,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill28,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill3,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_240_250,                  136
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill4,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_250_260,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill29,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_260_270,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill5,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_270_280,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill30,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_280_290,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill31,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill32,                  202
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill33,                  189
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill34,                  192
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill35,                  209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill6,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill36,                  168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_290_300,                  120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill7,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill37,                  190
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill8,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6194
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill9,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill38,                  173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill10,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill39,                  201
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill11,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill40,                  209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill12,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill41,                  208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_40_50,                  290
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill13,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill42,                  198
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_50_60,                   95
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill43,                  213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill44,                  234
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_60_70,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill14,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill45,                  205
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill46,                  216
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill47,                  193
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill15,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_0,               910845
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill16,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_1,               568173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_70_80,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_2,              1344928
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill17,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_3,               800713
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill18,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill19,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_0,              1904960
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_1,              2991129
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                  124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_2,              1215041
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill20,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_3,              1017859
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest,              1168580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill21,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_0,              1159209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill22,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill23,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill24,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_140_150,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill25,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill26,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_150_160,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill27,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_160_170,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill28,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_170_180,                  127
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_0,               251697
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_0,               500393
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_0,               162297
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_0,               226230
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_0,                 1773
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill29,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_0,                 1832
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill30,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_180_190,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_0,               552043
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_190_200,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill31,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_0,               221745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill32,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill33,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_200_210,                  133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill34,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_1,               724585
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_210_220,                  113
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill35,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_1,               185327
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_220_230,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_1,               411964
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill36,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_1,                94994
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_1,                 2227
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill37,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_230_240,                  167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill38,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_1,                 2600
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_1,               492510
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_1,               210981
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill39,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_2,               164939
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_240_250,                   73
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill40,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_2,               192741
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_2,                76004
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill41,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_250_260,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_2,               120304
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill42,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_260_270,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_2,                  417
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill43,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_270_280,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_2,                  369
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_280_290,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill44,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_290_300,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_2,               200000
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6186
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_2,                79553
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill45,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill46,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill47,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sum,             13770114
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_3,               142187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_3,                95654
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_3,               211706
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_3,                41040
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_40_50,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_3,                  614
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sampled,              7541870
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_0,                 1411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_3,                  656
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_50_60,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_3,               160777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_0,                 1411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_overflow,                 2184
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_60_70,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_1_2,              6808972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_3,                67566
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_1,                  887
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_1,                  887
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_0,              3648168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_2_3,               322078
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_2,                  386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_0,              5848650
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_2,                  386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_0,             18029946
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_3,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_1,              3098539
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_3,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_3_4,                43875
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_70_80,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_4_5,               181531
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_5_6,                38411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_1,              3677602
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_4,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_6_7,                15953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_4,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_1,             17921141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_7_8,                 8781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_8_9,                 3188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_2,              3705872
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_5,                  507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_9_10,                 1619
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_2,              5951393
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_5,                  507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_10_11,                 1242
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_11_12,                  794
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_2,             17947055
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_6,                  573
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_12_13,                  732
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_3,              3069593
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_6,                  573
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_3,              3664416
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_7,                  625
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_3,             17836651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_7,                  625
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_0,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_8,                  613
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_0,              3919011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_8,                  613
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_1,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_13_14,                  815
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_14_15,                 1066
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_15_16,                  663
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_1,              3499589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_9,                  335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_140_150,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_2,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_9,                  335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_2,              2516691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sum,                 5423
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_150_160,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_16_17,                 2298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_3,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_17_18,                 5960
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_3,              1787813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_0,              1031736
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_18_19,                62475
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_0,              1015684
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_160_170,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_19_20,                 7800
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_0,               482296
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_0_1,             13765128
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_20_21,                10048
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_1_2,                 4563
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_1,               218562
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_2_3,                  412
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_170_180,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_3_4,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_1,               881813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_180_190,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_21_22,                 2051
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_1,               867827
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_190_200,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_22_23,                  701
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_0,               531430
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_23_24,                  448
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_200_210,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_210_220,                   50
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_1,               229742
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_220_230,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_2,               744777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_24_25,                  361
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_2,               732995
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_230_240,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_0,               408208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_240_250,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_25_26,                  241
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sum,                 5274
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_1,               202753
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_3,               641901
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_26_27,                  267
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_3,               630488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_0,               415200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_27_28,                  285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_1,               189274
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_250_260,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_0_1,             13765206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_4,               487562
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_1_2,                 4558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_4,               479005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_260_270,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_2_3,                  337
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_0,               296779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_28_29,                  274
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_270_280,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_29_30,                  210
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_1,               131554
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_3_4,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_5,               414272
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_280_290,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_5,               407037
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_30_31,                  223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_0,               272411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_31_32,                  221
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_1,               137380
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_32_33,                  449
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_290_300,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_6,               316337
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_6,               310838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_33_34,                  247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_0,               200030
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_hits,              2177516
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_1,                90533
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_misses,              7850456
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_7,               274921
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hits,               952493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_7,               270191
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_misses,              1674688
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_34_35,                  239
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_0,               185536
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_read_hit_pred_miss,               266975
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_35_36,                  456
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_1,                88215
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_0,                67524
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_8,               205282
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_0,                29035
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_8,               201713
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_36_37,                  318
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_0,               216961
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_0,               130442
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_1,                68229
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_1,                61734
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_1,                29533
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_9,               175664
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_1,               218572
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_9,               172683
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_2,                67575
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_0,               122634
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_2,                29147
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_1,                58342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_2,               215545
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_10,               132808
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_3,                67207
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_10,               130530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_37_38,                  436
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_3,                29802
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_0,                84552
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_38_39,                  397
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_40_50,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_39_40,                  260
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_40_41,                  467
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_50_60,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_3,               219038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_1,                40662
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_60_70,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_41_42,                  487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_11,               111472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_4,                66099
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_42_43,                  200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_70_80,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_11,               109542
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_4,                29019
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_43_44,                  164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_0,                76926
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_4,               221779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_44_45,                  180
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_1,                39097
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_5,                66629
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_12,                83092
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_5,                28760
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_12,                81572
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_5,               220315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_0,                53998
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_45_46,                  163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_6,                63489
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_1,                28372
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_6,                27122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_13,                65806
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_6,               219025
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_13,                64689
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_7,                66654
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_0,                45691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_7,                28181
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_1,                22808
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_7,               216268
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_14,                51664
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_8,                86767
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_14,                50769
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_8,                50845
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_0,                33881
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_8,               226861
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_46_47,                  118
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_9,                72456
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_1,                16585
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_9,                30365
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_15,                42863
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_9,               217330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_15,                42109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_10,                66305
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_140_150,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_0,                29250
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_10,                28540
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_47_48,                   77
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_1,                15924
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_10,               224050
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_16,                36542
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_150_160,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_11,                65079
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_16,                35873
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_48_49,                  112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_160_170,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_49_50,                   88
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_170_180,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_11,                28409
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_0,                24058
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_50_51,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_180_190,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_190_200,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_1,                11827
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_11,               220260
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_200_210,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_51_52,                  112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_210_220,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_52_53,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_17,                29426
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_12,                65698
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_17,                28935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_220_230,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_53_54,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_12,                29102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_0,                20788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_230_240,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_54_55,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_1,                10981
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_12,               218241
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_55_56,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_240_250,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_13,                66983
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_18,                25632
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_250_260,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_56_57,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_18,                25185
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_13,                28074
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_260_270,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_57_58,                  105
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_270_280,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_13,               214213
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_0,                17187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_14,                66445
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_58_59,                   88
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_14,                28597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_1,                 8783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_14,               221297
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_290_300,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_19,                21241
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_15,                66714
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_19,                20908
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_15,                28935
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1388
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_59_60,                   78
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_0,                15031
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_15,               216162
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_60_61,                  153
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_61_62,                   99
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_62_63,                  106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_16,                67912
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_1,                 7748
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_63_64,                  166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_20,                20187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_16,                29771
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_40_50,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_50_60,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_64_65,                  120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_16,               221716
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_20,                19793
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_60_70,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_0,                12712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_17,                69548
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_65_66,                   64
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_66_67,                   69
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_1,                 6450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_17,                29870
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_67_68,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_21,                15797
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_17,               219529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_21,                15519
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_68_69,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_18,                68422
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_0,                10898
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_69_70,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_18,                29802
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_1,                 5481
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_70_71,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_71_72,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_22,                15583
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_18,               221808
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_72_73,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_19,                68150
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_22,                15355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_19,                29867
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_0,                 9805
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_19,               216023
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_73_74,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_74_75,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_140_150,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_75_76,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_20,                78725
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_1,                 5241
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_20,                29892
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_23,                11072
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_150_160,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_76_77,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_77_78,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_160_170,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_78_79,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_23,                10909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_20,               218402
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_170_180,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_79_80,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_180_190,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_80_81,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_21,                65373
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_0,                 7839
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_190_200,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_81_82,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_1,                 4346
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_21,                28472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_24,                12752
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                25156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_82_83,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_200_210,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_24,                12561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_21,               221060
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                  721
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_83_84,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_0,                 7703
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_22,                67153
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_210_220,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_84_85,                   84
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_220_230,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                  136
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_85_86,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_230_240,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_22,                28515
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_1,                 4346
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_22,               215765
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_25,                 8387
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_240_250,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_86_87,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_23,                66686
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_25,                 8260
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_23,                28909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_87_88,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_0,                 5615
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_23,               223633
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_250_260,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_88_89,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_24,                69246
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_1,                 3258
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_89_90,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_90_91,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_24,                30053
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_26,                10586
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_24,               219012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_26,                10447
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_290_300,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_91_92,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_0,                 6333
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_25,                70023
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1254
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_1,                 3795
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_25,                29101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_92_93,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_93_94,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_27,                 6212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_25,               223840
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_94_95,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_95_96,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_96_97,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_27,                 6134
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_26,                64103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_0,                 4065
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_26,                28541
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_1,                 2531
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_26,               216010
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_97_98,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_27,                66685
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_28,                 8670
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_27,                29763
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_98_99,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_40_50,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_28,                 8576
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_27,               216209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_99_100,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_50_60,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_0,                 5033
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_28,                61389
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_1,                 3110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_28,                26943
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_29,                 5192
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_28,               226452
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_60_70,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_100_101,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_29,                66385
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_29,                 5124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_101_102,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_29,                29442
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_0,                 3237
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_102_103,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_103_104,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                  377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_104_105,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_29,               220836
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_1,                 2115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_30,                66716
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_30,                 8013
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_105_106,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_30,                29124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_30,                 7915
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_30,               219818
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_0,                 4649
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_31,                71147
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_1,                 3009
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_31,                30962
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_31,                 4409
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_31,               219006
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                  143
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_reset_u,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_31,                 4366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_write_blocks_read,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_106_107,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_107_108,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_0,                 2725
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_pred,                51570
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_108_109,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_1,                 1879
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_commit,                25559
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_109_110,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_170_180,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_180_190,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_110_111,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_pred,                 2793
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_32,                 8109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_111_112,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_190_200,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_112_113,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_32,                 8020
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_commit,                  735
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_200_210,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_113_114,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_0,                 4893
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_pred,                 1314
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_114_115,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_1,                 3025
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_commit,                  528
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_210_220,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_115_116,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_220_230,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_pred,               125384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_33,                 4445
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_116_117,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_230_240,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_117_118,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_250_260,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_118_119,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_119_120,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_120_121,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_121_122,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_122_123,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_33,                 4398
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_commit,                54555
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_290_300,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_123_124,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1415
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_124_125,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_0,                 2729
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_pred,                34890
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_125_126,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_126_127,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_127_128,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_128_129,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_commit,                17347
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_1,                 1879
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_pred,                 1470
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_34,                 9263
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_129_130,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_34,                 9122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_commit,                  401
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_130_131,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_40_50,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_131_132,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_0,                 5581
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_pred,                  525
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_132_133,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_1,                 3210
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_commit,                  343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_133_134,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_pred,                15715
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_35,                 5315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_commit,                11627
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_35,                 5269
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_pred,                25855
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_0,                 3298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_134_135,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_commit,                13737
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_1,                 2111
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_135_136,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_136_137,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_137_138,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_138_139,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_pred,                  599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_36,                11026
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_139_140,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_commit,                  154
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_36,                10888
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_140_141,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_0,                 6782
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_pred,                  530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_141_142,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_170_180,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_1,                 3948
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_commit,                  339
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_142_143,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_180_190,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_143_144,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_pred,                 7269
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_37,                 6770
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_144_145,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_145_146,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_146_147,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_37,                 6698
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_commit,                 5329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_147_148,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_pred,                22760
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_0,                 4324
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_commit,                11554
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_148_149,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_1,                 2635
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_pred,                 1133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_149_150,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_150_151,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_38,                12956
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_commit,                  585
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_151_152,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_38,                12781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_pred,                  570
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_152_153,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_290_300,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_153_154,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_0,                 8082
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_commit,                  480
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_1,                 4808
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_pred,                 7199
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_39,                 8972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_commit,                 5662
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 1374
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_39,                 8849
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_pred,                20492
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_0,                 5809
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_commit,                 8976
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_154_155,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_155_156,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_1,                 3424
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_pred,                 1155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_156_157,                  199
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_40,                16148
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_commit,                  666
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_157_158,                   50
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_158_159,                  224
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_40,                15926
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_159_160,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_160_161,                  108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_161_162,                  163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_0,                10169
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_162_163,                  170
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_1,                 5789
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_163_164,                  145
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_41,                11610
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_164_165,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_165_166,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_41,                11419
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_pred,               162717
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_0,                 7673
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_commit,                79714
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_1,                 3876
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_166_167,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_42,                20415
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_pred,               155567
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_42,                20093
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_commit,                77173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_0,                13246
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_pred,                 7150
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_1,                 7062
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_commit,                 2541
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_43,                15209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_167_168,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_pred,                 2939
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_43,                14965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_commit,                 1690
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_0,                10236
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_pred,              6492452
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_1,                 5246
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_commit,                40991
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_44,                27283
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_pred,                 4211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_44,                26811
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_168_169,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_commit,                  851
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_0,                17488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_169_170,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_170_171,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_171_172,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: updated,               120705
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_1,                 8761
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_170_180,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_172_173,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_conflict,                15114
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_45,                19839
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_0,                12709
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_45,                19514
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_173_174,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_0,                 3716
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_0,                13886
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_174_175,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_175_176,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_1,                 7159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_0,                12995
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_46,                37567
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_0,                 2487
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_176_177,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_46,                36842
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_0,                12878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_177_178,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_178_179,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_179_180,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_180_181,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_0,                 2286
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_0,                24229
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_0,                13015
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_270_280,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_1,                11818
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_0,                 2553
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_181_182,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_182_183,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_183_184,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_47,                28040
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_1,                 2132
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_184_185,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_1,                 1345
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_47,                27542
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  312
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_185_186,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_1,                 2043
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_0,                18718
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_186_187,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_1,                 1569
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_1,                 9724
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_187_188,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_188_189,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_1,                 2106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_48,                55919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_189_190,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_48,                55018
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_1,                  920
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_190_191,                  174
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_0,                35350
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_1,                 2173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_1,                16670
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_1,                 1103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_191_192,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_192_193,                  167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_real_updates,                17529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_49,                40315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_193_194,                  106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_49,                39620
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_silent_updates_eliminated,                 2012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_0,                27655
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_real_updates,                16266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_1,                14100
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_silent_updates_eliminated,                 2570
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_194_195,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_50,                87607
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_real_updates,                15958
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_195_196,                  152
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_50,                86027
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_silent_updates_eliminated,                 2018
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_0,                54800
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_real_updates,                16582
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_196_197,                  138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_1,                28017
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_silent_updates_eliminated,                 1897
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_51,                63284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_hits,               117651
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_51,                62109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_update_req,                19541
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_197_198,                  122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_0_updated,                12320
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_0,                42700
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_198_199,                  117
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_199_200,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_1,                20918
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_0_updated,                 7094
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_200_201,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_201_202,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_52,               133755
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_1_updated,                 2590
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_202_203,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_52,               131343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_1_updated,                 7816
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_203_204,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_0,                84401
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_update_req,                18836
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_1,                43446
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_0_updated,                12426
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_53,               105469
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_0_updated,                 7077
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_53,               103707
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_1_updated,                 2341
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_204_205,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_205_206,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_206_207,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_207_208,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_1_updated,                 7690
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_0,                72514
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_update_req,                17976
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_1,                36570
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_0_updated,                12264
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_54,               207200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_0_updated,                 6932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_54,               203611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_1_updated,                 2454
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_0,               128463
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_1_updated,                 7786
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_1,                62589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_update_req,                18479
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_208_209,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_55,               169271
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_0_updated,                12472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_55,               166371
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_0_updated,                 7102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_209_210,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_1_updated,                 2590
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_0,               115457
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_1_updated,                 7960
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_210_211,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_1,                57777
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_1_stacks_used,               105978
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_211_212,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_212_213,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_213_214,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_56,               327226
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_2_stacks_used,                 1403
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_56,               321450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_214_215,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_fire,               114120
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_1_stacks_used,               105818
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_0,               201131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_215_216,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_stall,                  109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_2_stacks_used,                 1407
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_1,                89179
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  434
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_216_217,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_217_218,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_218_219,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_57,               266608
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_1_stacks_used,               105076
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_57,               262165
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_2_stacks_used,                 1390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_0,               172211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: L2MissMatch_0,              2720595
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_219_220,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_220_221,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_221_222,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_222_223,                  102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_1,                88275
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_fire,               117061
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_223_224,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_224_225,                  293
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_3: part_tag_read_counter,               504518
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_0_1,             10172251
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_1_2,              2208440
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_225_226,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_226_227,                  104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_227_228,                  198
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_fire,               114120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_burst,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_58,               492198
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_check,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_58,               483310
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.exceptionBuffer: exception,                 3463
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_0,               286701
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                40944
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_1,               127594
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_valid_count,                32825
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_59,               411607
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                32410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_59,               404162
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_2_3,              1167963
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_3_4,               149365
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_4_5,                38699
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_5_6,                12492
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_6_7,                 5838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_228_229,                  101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_stall,                  109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid,              1121396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_0,               265246
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid_not_ready,              1121396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_1,               134599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_60,               757319
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_60,               744849
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_0,               400360
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_fire,               117061
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_1,               189054
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_61,               649989
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_229_230,                  163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_230_231,                  188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_not_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_231_232,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_fire,               333750
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_232_233,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_7_8,                 3495
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_8_9,                 6170
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_9_10,                 2058
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_10_11,                  843
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_11_12,                  484
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_12_13,                  313
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_13_14,                  222
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_14_15,                  203
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_15_16,                 1124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_16_17,                  142
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_17_18,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid,               901269
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_61,               639176
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid_not_ready,               901269
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_0,               411649
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_fire,               334799
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_1,               187257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_62,              1103657
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_62,              1085788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_0,               485468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_not_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_0,               193854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_1,               222773
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_0,                13321
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_63,               906166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_63,               891733
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_1,               183758
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_0,               541155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_1,               233925
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_2,               192107
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_233_234,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_234_235,                   50
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_20_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: redirect_num,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_21_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_num,             13273637
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_22_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_235_236,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_23_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_236_237,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_fire,               234122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_0,               299068
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sum,             11723102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_0,               152108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_fire,               100677
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_1,               330847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_overflow,               640463
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_0_1,              8018438
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_2,               393421
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_1_2,              2200781
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_2_3,              1770830
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_3_4,              1780066
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_24_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_237_238,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: full,              1925798
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access,              2950223
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: hit,              2915366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access0,                48470
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_25_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_26_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_238_239,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access1,               212519
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sum,            268142633
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access2,                57650
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_mean,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access3,                38778
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_27_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access4,                59712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access5,               104407
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access6,                54301
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_overflow,              1925798
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access7,                40379
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_0_1,              3260089
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access8,               143786
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_1_2,               725548
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access9,                26195
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_2_3,               724751
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_fire,               201354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_3_4,               621418
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access10,                56724
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_stall,                12186
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_4_5,               512893
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access11,                79493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_5_6,               480099
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access12,                53360
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_239_240,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_240_241,                   64
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_241_242,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_242_243,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_243_244,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_244_245,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access13,                40796
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_6_7,               444527
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access14,                51040
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_7_8,               381421
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_245_246,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_fire,               228240
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_8_9,               352156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access15,                28104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_9_10,               318903
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access16,                57903
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_10_11,               288048
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  425
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_28_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_11_12,               279074
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access17,                31479
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_12_13,               239936
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access18,                41042
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_13_14,               214897
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access19,                37348
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_14_15,               182741
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_246_247,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_fire,               105510
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_247_248,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_248_249,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_fire,                 7764
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_29_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_249_250,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_250_251,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access20,               132626
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access21,                52123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_15_16,               168220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access22,                50193
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_fire,               201354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_16_17,               136183
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_251_252,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_32_33,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_stall,                12186
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access23,                28378
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_17_18,               111305
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_fire,               117061
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access24,                42530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_18_19,               110900
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access25,                38822
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_19_20,               117368
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_all,               117061
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access26,               318087
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_20_21,               100513
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_252_253,                  135
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_253_254,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_33_34,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_34_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_35_36,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_36_37,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_37_38,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_38_39,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_254_255,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_255_256,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_256_257,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_257_258,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_258_259,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_259_260,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_260_261,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_261_262,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_fire,                 7764
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_262_263,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_263_264,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_fire,               135062
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_264_265,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_stall,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_265_266,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_266_267,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_267_268,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_21_22,                77210
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_all,             16374837
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access27,                40785
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_22_23,                69455
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access28,                50678
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_23_24,                60793
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access29,                38352
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access30,               128584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_24_25,                53143
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type1,                 1355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_25_26,                50723
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type1,               176071
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access31,                37012
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_26_27,                49798
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type2,                24745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access32,                75919
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_27_28,                41609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type2,              3276132
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access33,                61164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_268_269,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type3,                 1854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access34,                62387
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type3,               220096
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_28_29,                37835
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access35,               225747
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_29_30,                35384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access36,                58383
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_30_31,                34911
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_269_270,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_270_271,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type5,                12893
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access37,                60245
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type5,              2140469
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_31_32,                32620
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access38,               379153
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_32_33,                31015
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access39,                59923
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_271_272,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_272_273,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type6,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access40,                63886
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type6,                 4188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  416
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_273_274,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type7,                 6361
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access41,                57198
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access42,                60932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_274_275,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access43,                63221
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_33_34,                30330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type7,               705014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access44,                84322
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_34_35,                30096
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type8,                25251
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access45,                61653
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_35_36,                29742
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type8,              3624256
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access46,                57613
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type9,                41291
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_36_37,                24527
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access47,                68584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_37_38,                21799
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type9,              5746350
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill0,                  372
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_38_39,                22354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill1,                  293
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type10,                 2871
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_0_1,              9155812
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_1_2,              1887617
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_39_40,                22166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type10,               436493
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill2,                  455
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_275_276,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_fire,                 6910
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_276_277,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_stall,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_2_3,               942320
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill3,                  518
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type11,                  185
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill4,                  460
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_40_41,                19421
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill5,                  450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type11,                37161
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_41_42,                19312
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill6,                  565
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type12,                  194
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_42_43,                18284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill7,                  589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type12,                 8607
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_43_44,                17799
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill8,                  183
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_44_45,                19182
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill9,                  266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_45_46,                18577
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill10,                  422
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_46_47,                20631
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill11,                  427
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_47_48,                18416
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill12,                  553
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_48_49,                19357
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill13,                  613
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_49_50,                19877
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill14,                  547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_50_51,                24337
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill15,                  546
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_3_4,               518106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_4_5,               353283
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_5_6,               235482
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_6_7,               161965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_51_52,                20449
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_7_8,               115610
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_52_53,                21098
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill16,                  623
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_53_54,                19900
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill17,                  690
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_54_55,                21243
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_8_9,                90830
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_9_10,                61801
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_10_11,                49279
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_277_278,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_fire,                 1708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_11_12,                36658
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_12_13,                25959
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_13_14,                21868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_14_15,                21561
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_15_16,                17260
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_55_56,                21180
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_4_5,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill18,                  676
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_56_57,                19053
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_5_6,                57506
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill19,                  721
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_57_58,                21513
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_6_7,                  455
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill20,                  484
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_16_17,                21359
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_278_279,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_stall,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_279_280,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_7_8,                 1427
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill21,                  476
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_58_59,                23474
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_8_9,                  448
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill22,                  488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_59_60,                24230
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_9_10,                  136
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill23,                  557
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_60_61,                37390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_10_11,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_61_62,                63995
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill24,                  586
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_11_12,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_62_63,               178955
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill25,                  565
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_12_13,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_63_64,              2555942
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill26,                  514
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_13_14,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_0,            148376688
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill27,                  542
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_14_15,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_0,               821191
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill28,                  494
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_15_16,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_0,               702829
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_16_17,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_0,               764876
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill29,                  546
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_17_18,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_0,               658285
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill30,                  560
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_18_19,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_0,               382512
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill31,                  559
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_19_20,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_0,               337483
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill32,                 1266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_20_30,                 3659
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_0,               291851
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_30_40,                  203
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_fire,                84576
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_280_281,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_0,               261133
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_40_50,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_fire,                41868
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_281_282,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_17_18,                15820
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_stall,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_282_283,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_50_60,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill33,                 1349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_0,                 4992
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill34,                 1364
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_18_19,                13156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_19_20,                 6889
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_20_21,                 3533
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_21_22,                 3250
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_60_70,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_0,                 4905
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill35,                 1376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_70_80,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_0,                 5293
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_80_90,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill36,                 1390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_0,                 5188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_90_100,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_0,              1373501
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill37,                 1328
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_100_110,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill38,                 1232
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_0,              1280411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_110_120,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill39,                 1222
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_0,               560579
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_120_130,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill40,                 1896
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_0,               493629
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_130_140,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_22_23,                 2158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_23_24,                 1535
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_24_25,                 2173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_140_150,                  749
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill41,                 1825
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill42,                 1823
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_150_160,                  348
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_160_170,                   73
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill43,                 1783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_0,              1161566
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill44,                 1799
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_25_26,                 1036
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_170_180,                  496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill45,                 1794
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_180_190,                 1364
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_283_284,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_fire,               114120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_26_27,                  519
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_284_285,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_285_286,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_fire,               371952
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_286_287,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_stall,                  581
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_0,               947594
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_190_200,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill46,                 1758
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_27_28,                  489
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_200_210,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill47,                 1758
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_210_220,                 1966
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_287_288,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_28_29,                  684
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                  410
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_29_30,                 1038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_0,               809797
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_220_230,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_30_31,                  116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_230_240,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_31_32,                  442
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_240_250,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_0,               449408
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_250_260,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_288_289,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_289_290,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_290_291,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_32_33,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_33_34,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_260_270,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sum,           2624320220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_291_292,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_292_293,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_293_294,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_34_35,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_270_280,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_mean,                  190
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_294_295,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_35_36,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_0,              1825693
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_0,               424394
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_290_300,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_0,               802093
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_300_320,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_36_37,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_295_296,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_320_340,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_0_20,               488805
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_0,               207073
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_296_297,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_fire,                95196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_0,               437073
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_340_360,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_20_40,               210733
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_0,               387155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_360_380,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_0,                23673
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_40_60,               301375
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_380_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_0,                18621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_60_80,               228310
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_400_420,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_0,                10934
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_80_100,               566246
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_0,                 5596
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_37_38,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_297_298,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_stall,                  127
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_298_299,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_fire,               276756
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_299_300,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_stall,                  454
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,              2075294
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,              1612691
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,              1798858
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,              1815526
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                16901
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_fire,               190392
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_420_440,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_100_120,               506355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_440_460,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_38_39,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                16709
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                16779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                17080
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_fire,               190392
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,              1048404
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,               818877
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,               928753
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,               860139
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                17274
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                17335
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                17037
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                17642
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_460_480,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_120_140,              3521206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_1,            102514160
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_480_500,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_140_160,               578518
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_500_600,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_1,               425318
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_600_700,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_39_40,                  132
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_40_41,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_700_800,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_1,               266658
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_800_900,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_160_180,               738929
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_1,               380662
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_900_1000,                  114
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_180_200,              1275927
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_1,               217683
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: mainPipe_stage1_block_by_piq_cycles,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_1,               180623
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_200_220,               528580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_1,               122306
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_220_240,               604884
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_4_5,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_240_260,               494776
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_5_6,                52807
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_1,               132567
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_260_280,               590777
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_6_7,                  415
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_280_300,               541741
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_1,                81815
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_7_8,                 1134
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_300_320,               933415
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_8_9,                  359
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_1,                  254
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_320_340,               437553
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_9_10,                   88
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_0_only_hit_in_ipf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_1_only_hit_in_ipf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_41_42,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,              1610855
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_1,                  236
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_10_11,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_fire,                57927
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                  250
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_11_12,                   74
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_1,                  385
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_340_360,              1174306
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_12_13,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_1,                  376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_360_380,                47679
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_13_14,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_stall,                  107
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_10_20,                25005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_380_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_1,               360422
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_400_420,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_14_15,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_1,               238320
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_420_440,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_15_16,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_1,               199200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_440_460,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_16_17,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_1,               110023
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_17_18,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_460_480,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_20_30,                  315
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_480_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_18_19,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_19_20,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_500_520,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_20_30,                 3594
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_520_540,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_30_40,                  208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_1,               665980
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_540_560,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_40_50,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_50_60,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_560_580,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_0_1,              8375104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_1_2,              1386263
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_2_3,              1361099
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_1,               539296
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_60_70,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_580_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_600_620,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_3_4,               678810
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_4_5,               610230
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_5_6,               359574
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_fire,                57927
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_620_640,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_70_80,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_640_660,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_80_90,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_1,               452297
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_660_680,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_90_100,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_6_7,               256177
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_stall,                  107
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_7_8,               176707
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_8_9,               137687
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_9_10,                94373
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_10_11,                62013
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_11_12,                56719
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_12_13,                37516
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_140_150,                 2193
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_13_14,                31164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_14_15,                24978
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_15_16,                24050
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_100_110,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_680_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_110_120,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_16_17,                16895
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_150_160,                  102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_1,               267672
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_120_130,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_700_720,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_130_140,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_720_740,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_140_150,                  743
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_740_760,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_1,               454453
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_760_780,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_150_160,                  350
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_1,                59917
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_780_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_160_170,                   90
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_160_170,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_170_180,                 4116
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_180_190,                  152
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_190_200,                   50
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_fire,               115854
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_200_210,                 2960
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_210_220,                  568
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_800_820,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_1,               270506
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_820_840,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_220_230,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_17_18,                22943
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_18_19,                12510
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_170_180,                  500
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_840_860,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_1,                36857
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_180_190,                 1349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_860_880,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_190_200,                   92
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_1,               142885
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_880_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_200_210,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_19_20,                15377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_20_21,                 5257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_21_22,                 7270
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_22_23,                 4298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_23_24,                 2450
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_24_25,                 2849
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_25_26,                 1395
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_26_27,                 1146
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_27_28,                  948
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_28_29,                  708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_29_30,                 1370
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_30_31,                  341
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_900_920,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_1,                81138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_920_940,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_210_220,                 1988
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_1,                  882
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_940_960,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_220_230,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_1,                  577
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_960_980,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_31_32,                 1894
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Total,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_1,                 1040
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_230_240,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_980_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_230_240,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_fire,               115854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_240_250,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_240_250,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_1,                  630
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1000_1020,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_250_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1020_1040,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sum,              9790111
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1040_1060,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_260_270,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_270_280,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_250_260,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1060_1080,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1080_1100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_260_270,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Total,                95196
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1100_1120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_290_300,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1120_1140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_300_320,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1140_1160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_320_340,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1160_1180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_340_360,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_360_380,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_0_1,              9485168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1180_1200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_1_2,              1917102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_380_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1200_1220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_400_420,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_2_3,              1039175
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_420_440,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1220_1240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_3_4,               574219
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1240_1260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_440_460,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_4_5,               316557
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1260_1280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_460_480,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1280_1300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_5_6,               196456
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_480_500,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_270_280,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_6_7,               103779
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_500_600,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1300_1320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_600_700,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_7_8,                56067
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1320_1340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_700_800,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Miss,                 1355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Total,               102569
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_0_1,                16160
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1340_1360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_800_900,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_300_350,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                28380
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Miss,                24745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_1_2,                 7401
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                  880
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_350_400,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_400_450,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_2_3,                 3227
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Total,                 7569
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_3_4,                 1423
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                  171
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_900_1000,                  118
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_8_9,                31942
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1360_1380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_9_10,                17753
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1380_1400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_10_11,                10718
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1400_1420,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_450_500,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_4_5,                  623
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Miss,                 1854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_5_6,                  224
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Total,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_6_7,                   89
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_500_550,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_550_600,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_11_12,                 6652
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1420_1440,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_600_650,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_4_5,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_12_13,                 4121
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_5_6,                56184
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1440_1460,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_13_14,                 2854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_6_7,                  488
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1460_1480,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_7_8,                 1398
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_14_15,                 2068
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1480_1500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_8_9,                  442
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1500_1520,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_15_16,                 1530
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_9_10,                  119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1520_1540,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_7_8,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_16_17,                 1149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1540_1560,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_10_11,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1560_1580,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_650_700,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Total,               261449
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_8_9,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Miss,                12893
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_9_10,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Total,                  765
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_10_11,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Miss,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_11_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Total,                57927
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Miss,                 6361
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Total,                43769
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Miss,                25251
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Total,                93201
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Miss,                41291
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Total,                 9854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_10_15,                 3668
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Miss,                 2871
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_15_20,                14611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Total,                  193
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_17_18,                  841
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1580_1600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_11_12,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_700_750,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_18_19,                  545
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1600_1620,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_12_13,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_19_20,                  377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_13_14,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_20_25,                 1725
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Miss,                  185
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_20_21,                  255
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_14_15,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1620_1640,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_750_800,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_15_16,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_21_22,                  136
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1640_1660,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_16_17,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_22_23,                  117
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1660_1680,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_17_18,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_23_24,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1680_1700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_18_19,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_24_25,                   83
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_19_20,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1700_1720,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_25_26,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_20_30,                 3549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_26_27,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_30_40,                  221
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1720_1740,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Total,                  578
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_25_30,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_800_850,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_27_28,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1740_1760,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_28_29,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1760_1780,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_40_50,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_29_30,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1780_1800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_50_60,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_30_35,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Miss,                  194
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_60_70,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1800_1820,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_850_900,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_30_31,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_70_80,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_900_950,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1820_1840,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_80_90,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_31_32,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1840_1860,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_90_100,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1860_1880,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_32_33,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_100_110,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1880_1900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_110_120,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_33_34,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1900_1920,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_120_130,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_35_40,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_50_55,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1920_1940,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_130_140,                   83
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_140_150,                  779
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_950_1000,                  182
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                  545
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1492
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                  218
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1940_1960,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_150_160,                  383
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_10_20,                 6208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1960_1980,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1980_2000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_160_170,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_20_30,                  595
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2000_2020,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_170_180,                  501
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2020_2040,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_180_190,                 1336
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2040_2060,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_190_200,                   84
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2060_2080,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_200_210,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2080_2100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_210_220,                 1944
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_220_230,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2100_2120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_95_100,                38298
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_230_240,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2120_2140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_240_250,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_250_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2140_2160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2160_2180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_270_280,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2180_2200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_280_290,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_10_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_15_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2200_2220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_300_320,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2220_2240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_320_340,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_20_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_25_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_30_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_35_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_40_45,                 7217
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_45_50,                 1567
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2240_2260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_340_360,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2260_2280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_140_150,                 1164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_50_55,                  275
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_360_380,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2280_2300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_150_160,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2300_2320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_380_400,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2320_2340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_400_420,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2340_2360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_420_440,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2360_2380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_160_170,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2380_2400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_440_460,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2400_2420,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2420_2440,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_460_480,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_55_60,                  595
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_170_180,                 1299
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_60_65,                  358
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_180_190,                  184
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_65_70,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_480_500,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2440_2460,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_500_600,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2460_2480,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_600_700,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2480_2500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_700_800,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_800_900,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2500_2520,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_900_1000,                  129
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2520_2540,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2540_2560,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_70_75,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_190_200,                   69
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_75_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_200_210,                 1092
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_80_85,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_210_220,                  517
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2560_2580,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_220_230,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_230_240,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_90_95,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2580_2600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_4_5,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_95_100,                15053
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_240_250,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_5_6,                52156
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2600_2620,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_6_7,                  355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2620_2640,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_250_260,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_260_270,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_7_8,                 1125
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2640_2660,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_8_9,                  366
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_9_10,                  101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2660_2680,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: not_selected_entries,              1492547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_10_11,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_10_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_270_280,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2680_2700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_11_12,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2700_2720,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_12_13,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_290_300,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_300_350,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_350_400,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_30_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_35_40,                  980
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2720_2740,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_13_14,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_400_450,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2740_2760,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_14_15,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_450_500,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_40_45,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_15_16,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2760_2780,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_500_550,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_45_50,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2780_2800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_16_17,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_550_600,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2800_2820,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_17_18,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_600_650,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_18_19,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2820_2840,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_19_20,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2840_2860,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_20_30,                 3428
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2860_2880,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_650_700,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_30_40,                  214
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2880_2900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_700_750,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_750_800,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_800_850,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_850_900,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_900_950,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_950_1000,                   90
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_95_100,                 1265
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_40_50,                   50
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2900_2920,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_10_20,                 1723
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_20_30,                  317
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2920_2940,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_50_60,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2940_2960,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_60_70,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2960_2980,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_70_80,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2980_3000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_80_90,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3000_3020,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_90_100,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3020_3040,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_40_50,                 5333
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3040_3060,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_100_110,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_50_60,                  412
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3060_3080,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_110_120,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_60_70,                  297
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_120_130,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3080_3100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_70_80,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_130_140,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3100_3120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3120_3140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_140_150,                  729
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3140_3160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_150_160,                  371
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_160_170,                   83
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3160_3180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_170_180,                  489
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3180_3200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_180_190,                 1350
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3200_3220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_190_200,                   85
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_140_150,                  459
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_200_210,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3220_3240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_150_160,                  114
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3240_3260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_210_220,                 1909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3260_3280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_220_230,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3280_3300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_230_240,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_160_170,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_240_250,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3300_3320,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_170_180,                  383
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_250_260,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3320_3340,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_180_190,                  120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3340_3360,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_270_280,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3360_3380,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_140_150,                  358
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_190_200,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_150_160,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_200_210,                  411
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_160_170,                  939
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_210_220,                  274
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_170_180,                  889
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_220_230,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_180_190,                  692
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_230_240,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_190_200,                  922
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_240_250,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_200_210,                 2211
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_250_260,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_210_220,                 1105
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_260_270,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_220_230,                   88
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3380_3400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_270_280,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_230_240,                 2083
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_280_290,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_240_250,                  264
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_290_300,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_250_260,                  130
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3400_3420,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_300_320,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_300_350,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_260_270,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_350_400,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_270_280,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_400_450,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3420_3440,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_320_340,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3440_3460,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_450_500,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_340_360,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3460_3480,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_500_550,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_290_300,                  365
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_550_600,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_360_380,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3480_3500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_600_650,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6135
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_380_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3500_3520,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_650_700,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_400_420,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3520_3540,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_10_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_420_440,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3540_3560,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_750_800,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_440_460,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3560_3580,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_800_850,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_460_480,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3580_3600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_850_900,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_40_50,                 2026
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_480_500,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3600_3620,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_500_600,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3620_3640,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_50_60,                  258
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_60_70,                  159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_600_700,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3640_3660,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_700_800,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3660_3680,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_800_900,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3680_3700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_900_1000,                   95
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3700_3720,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_900_950,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_70_80,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3720_3740,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_950_1000,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_80_90,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1454
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3740_3760,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3760_3780,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_10_20,                  545
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3780_3800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_20_30,                  129
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3800_3820,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_140_150,                  160
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3820_3840,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_150_160,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3840_3860,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_160_170,                  461
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3860_3880,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_170_180,                  546
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3880_3900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_180_190,                  324
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3900_3920,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_190_200,                  142
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3920_3940,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_200_210,                 1042
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3940_3960,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_210_220,                  522
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3960_3980,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3980_4000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_220_230,                   89
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4000_4020,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_140_150,                  168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_230_240,                 1055
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_150_160,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_240_250,                  200
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4020_4040,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_160_170,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_250_260,                  102
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4040_4060,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_170_180,                  139
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_260_270,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4060_4080,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_180_190,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_270_280,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_190_200,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_280_290,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_200_210,                  146
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_290_300,                  224
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_210_220,                  124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6135
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_220_230,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_230_240,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_240_250,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_250_260,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_260_270,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_270_280,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_40_50,                  739
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_50_60,                  152
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_60_70,                   64
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_300_350,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_350_400,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_400_450,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_450_500,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_550_600,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_140_150,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_150_160,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_700_750,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_160_170,                  177
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_750_800,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_170_180,                  313
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_180_190,                  164
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_190_200,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_900_950,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_200_210,                  370
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_950_1000,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_210_220,                  233
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1452
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_220_230,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_230_240,                  436
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_10_20,                  168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_240_250,                  118
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_20_30,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_250_260,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_260_270,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_270_280,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_280_290,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_290_300,                   97
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6177
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_40_50,                  258
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_50_60,                   84
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_140_150,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_60_70,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_150_160,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_160_170,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_170_180,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_180_190,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_190_200,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_200_210,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_210_220,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_140_150,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_220_230,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_230_240,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_150_160,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_240_250,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_160_170,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_250_260,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_170_180,                  142
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_180_190,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_270_280,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_190_200,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_280_290,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_200_210,                  157
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_210_220,                  113
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_300_350,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_220_230,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_230_240,                  158
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_400_450,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_240_250,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_450_500,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_250_260,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_500_550,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_260_270,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_550_600,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_270_280,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_290_300,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 6145
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_750_800,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_800_850,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_850_900,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_900_950,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_950_1000,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_40_50,                   83
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1332
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_50_60,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_60_70,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_10_20,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_20_30,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_140_150,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_150_160,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_160_170,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_170_180,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_180_190,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_190_200,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_140_150,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_200_210,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_150_160,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_210_220,                   50
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                24475
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_160_170,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_220_230,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                  750
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_170_180,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_230_240,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                  141
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_180_190,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_240_250,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_190_200,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_250_260,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_200_210,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_260_270,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_210_220,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_270_280,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_220_230,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_280_290,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_230_240,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_290_300,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_250_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_270_280,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                  370
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_40_50,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_300_350,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_50_60,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_60_70,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_450_500,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_500_550,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_90_100,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_600_650,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_700_750,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_140_150,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_150_160,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_160_170,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_170_180,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_950_1000,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_180_190,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_190_200,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_200_210,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_10_20,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_210_220,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_20_30,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_220_230,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_230_240,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_240_250,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_250_260,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_260_270,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_270_280,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_290_300,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1307
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_140_150,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_150_160,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_40_50,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_160_170,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_50_60,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_170_180,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_180_190,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_190_200,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_200_210,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_210_220,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_220_230,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_230_240,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_250_260,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_150_160,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_170_180,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_180_190,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_190_200,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_300_350,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_200_210,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_220_230,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_450_500,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_230_240,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_240_250,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_250_260,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_260_270,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_270_280,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_700_750,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_290_300,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1337
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_950_1000,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1248
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_40_50,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_10_20,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_50_60,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_20_30,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_140_150,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_160_170,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_170_180,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_140_150,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_180_190,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_190_200,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_150_160,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_170_180,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_230_240,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_240_250,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_250_260,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_200_210,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_270_280,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_220_230,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_290_300,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1087
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_250_260,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_160_170,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_950_1000,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_180_190,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_10_20,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_20_30,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_220_230,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_230_240,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_290_300,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 1220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_150_160,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_170_180,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_190_200,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_220_230,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_240_250,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_250_260,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_170_180,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_180_190,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  434
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                 1368
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_10_20,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_140_150,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  381
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sum,                95752
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,             13748231
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                 4855
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                 3050
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                 5167
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                 1553
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                  425
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                  604
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                 1260
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                  233
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                  841
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                 2277
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                 1402
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                   84
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                  196
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_16_17,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_17_18,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_18_19,                   98
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_19_20,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_20_21,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_21_22,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_22_23,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_23_24,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_32_33,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_33_34,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_34_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_35_36,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_36_37,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  389
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_37_38,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_38_39,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_39_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_48_49,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_49_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_50_51,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_51_52,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_52_53,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_53_54,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_54_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_55_56,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_56_57,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_57_58,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_58_59,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_59_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_60_61,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_61_62,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_62_63,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_63_64,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                62618
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                  187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                  128
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                  186
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_0,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_0,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                  645
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  383
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                  609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_1,                  645
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_10_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_0,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_0,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_0,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_0,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.waittable: wait_table_bit_set,              6946999
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_0,                  907
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_0,                  112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_0,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_0,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                15933
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_1,                  146
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_1,                  222
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                  174
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_1,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_1,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_1,                  373
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_1,                  297
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_1,                  248
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_1,                  247
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_0_1,                16330
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_1_2,                 7473
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_2_3,                 3287
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_3_4,                 1430
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_4_5,                  644
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_5_6,                  251
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_6_7,                  106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_7_8,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_8_9,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_9_10,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_10_11,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_11_12,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_10_15,                 3725
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_15_20,                15158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_20_25,                 1771
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_25_30,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_30_35,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_35_40,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sum,                 1218
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,             13768916
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                 1180
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_95_100,                38440
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_10_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_15_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_20_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                  376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_25_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_30_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_35_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_40_45,                 7478
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_45_50,                 1635
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_50_55,                  283
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_55_60,                  597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_60_65,                  336
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_65_70,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_70_75,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_75_80,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_95_100,                15124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_10_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_30_35,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_35_40,                  900
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_40_45,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_45_50,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_50_55,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_95_100,                 1109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_40_50,                 5562
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_50_60,                  412
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_60_70,                  302
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_70_80,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_140_150,                  340
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_150_160,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_160_170,                  957
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_170_180,                  915
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_180_190,                  711
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_190_200,                  861
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_10_20,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_200_210,                 2233
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_210_220,                 1079
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_220_230,                   84
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_230_240,                 2085
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_240_250,                  232
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_250_260,                  107
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_260_270,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_270_280,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_280_290,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_290_300,                  369
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6143
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_40_50,                 2126
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_50_60,                  247
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_60_70,                  157
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_70_80,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_140_150,                  175
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_150_160,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_160_170,                  451
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_170_180,                  596
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_180_190,                  283
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_190_200,                  114
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_200_210,                 1086
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_210_220,                  528
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_220_230,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_230_240,                 1062
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_240_250,                  203
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_250_260,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_260_270,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_270_280,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_280_290,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_290_300,                  203
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6134
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingABCmshr,              4515472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_40_50,                  726
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingCmshr,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_50_60,                  180
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictA,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_60_70,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_70_80,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictC,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_10_20,                25765
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_20_30,                  330
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_140_150,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_150_160,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_160_170,                  179
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_170_180,                  293
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_180_190,                  152
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_190_200,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_200_210,                  386
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_210_220,                  258
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_220_230,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_230_240,                  452
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_140_150,                 2147
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_240_250,                  139
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_150_160,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_250_260,                   67
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_160_170,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_260_270,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_170_180,                 4164
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_270_280,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_180_190,                  141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_280_290,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_190_200,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_290_300,                  112
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_200_210,                 2960
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6134
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_210_220,                  565
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_220_230,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_230_240,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_240_250,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_250_260,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_40_50,                  233
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_260_270,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_50_60,                   92
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_60_70,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_280_290,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_300_350,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_350_400,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_400_450,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_450_500,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_500_550,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_550_600,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_140_150,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_600_650,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_150_160,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_650_700,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_160_170,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_700_750,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_170_180,                  138
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_750_800,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_180_190,                   81
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_800_850,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_190_200,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_850_900,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_200_210,                  127
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_900_950,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_210_220,                  114
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_950_1000,                  202
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_220_230,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1428
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_230_240,                  184
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_240_250,                   74
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_10_20,                 6198
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_250_260,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_20_30,                  670
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_260_270,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_270_280,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_280_290,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_290_300,                   83
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6170
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_40_50,                   85
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_50_60,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_60_70,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_140_150,                 1197
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_150_160,                  125
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_160_170,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_170_180,                 1327
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_180_190,                  197
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_190_200,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_200_210,                 1123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_210_220,                  483
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_140_150,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_220_230,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_150_160,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_230_240,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_160_170,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_240_250,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_170_180,                   74
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_250_260,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_180_190,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_260_270,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_190_200,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_200_210,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_210_220,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_290_300,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_220_230,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_300_350,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_230_240,                   75
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_350_400,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_240_250,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_400_450,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_250_260,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_450_500,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_260_270,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_500_550,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_270_280,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_550_600,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_600_650,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_290_300,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_650_700,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1445
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_700_750,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_750_800,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_800_850,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_850_900,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_900_950,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_40_50,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_950_1000,                   97
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_50_60,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1424
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_60_70,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_70_80,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_10_20,                 1641
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_20_30,                  298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_140_150,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_150_160,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_160_170,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_170_180,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_180_190,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_190_200,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_200_210,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_140_150,                  468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_210_220,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_150_160,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_220_230,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_160_170,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_230_240,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_170_180,                  384
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_240_250,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_180_190,                  101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_250_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_190_200,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_260_270,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_200_210,                  391
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_210_220,                  253
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_280_290,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_220_230,                   85
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_290_300,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_230_240,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1488
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_240_250,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_250_260,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_260_270,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_280_290,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_40_50,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_290_300,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_50_60,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_300_350,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_350_400,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_400_450,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_450_500,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_500_550,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_550_600,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_600_650,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_650_700,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_700_750,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_140_150,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_750_800,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_150_160,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_800_850,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_850_900,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_170_180,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_900_950,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_180_190,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_950_1000,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_190_200,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1426
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_200_210,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_210_220,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_10_20,                  496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_220_230,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_20_30,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_230_240,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_240_250,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_250_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_290_300,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1402
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_140_150,                  184
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_40_50,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_150_160,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_50_60,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_160_170,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_60_70,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_170_180,                  118
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_180_190,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_190_200,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_200_210,                  155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_210_220,                  115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_220_230,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_230_240,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_240_250,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_140_150,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_250_260,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_260_270,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_270_280,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_170_180,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_180_190,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_190_200,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_300_350,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_200_210,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_350_400,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_210_220,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_220_230,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_450_500,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_230_240,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_500_550,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_240_250,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_550_600,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_250_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_600_650,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_650_700,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_700_750,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_290_300,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1426
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_850_900,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_900_950,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_950_1000,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1436
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_10_20,                  173
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_20_30,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_60_70,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_30_40,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_140_150,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_160_170,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_170_180,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_140_150,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_180_190,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_150_160,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_190_200,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_160_170,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_170_180,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_180_190,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_190_200,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_230_240,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_200_210,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_240_250,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_210_220,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_250_260,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_220_230,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_230_240,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_240_250,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_250_260,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_290_300,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_260_270,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 1376
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_270_280,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_300_350,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_350_400,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_40_50,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_450_500,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_500_550,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_550_600,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_600_650,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_650_700,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_700_750,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_750_800,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_900_950,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_950_1000,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1420
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_10_20,                   73
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_20_30,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  482
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_140_150,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_150_160,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_160_170,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_170_180,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_180_190,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_190_200,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_200_210,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_210_220,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_220_230,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_230_240,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_240_250,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_250_260,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_300_350,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_400_450,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_450_500,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_600_650,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_230_240,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_650_700,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_750_800,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_850_900,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_900_950,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_950_1000,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  471
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1460
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_10_20,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_20_30,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_140_150,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_150_160,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_170_180,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_180_190,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_180_190,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_190_200,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_200_210,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_210_220,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_220_230,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_230_240,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_250_260,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                  186
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_350_400,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_450_500,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_750_800,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_850_900,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_950_1000,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1396
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_10_20,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_20_30,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_140_150,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_150_160,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_170_180,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_180_190,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_190_200,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_200_210,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_220_230,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_240_250,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_950_1000,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1348
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_10_20,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_20_30,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_140_150,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_160_170,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_210_220,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_220_230,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_230_240,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                 1278
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_10_20,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_150_160,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkA,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_0_1,                16000
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_1_2,                 7453
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_2_3,                 3261
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_3_4,                 1373
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_4_5,                  550
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_5_6,                  220
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_6_7,                   88
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_7_8,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_8_9,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_9_10,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_10_11,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_11_12,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_12_13,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_10_15,                 3620
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_15_20,                14446
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_20_25,                 1677
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_25_30,                   90
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_30_35,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  438
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_35_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_40_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_45_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_50_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_55_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_60_65,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_65_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_95_100,                38174
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_10_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_15_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_20_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_25_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_30_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_35_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_40_45,                 7221
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_45_50,                 1579
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_50_55,                  304
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_55_60,                  512
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_60_65,                  280
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_65_70,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_70_75,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_75_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_95_100,                14991
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_0_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_5_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_10_15,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_15_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_20_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                  446
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_10_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_25_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_30_35,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_35_40,                  754
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_40_45,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_45_50,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_50_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_55_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_60_65,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_65_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_70_75,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_75_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_80_85,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_85_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_90_95,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_95_100,                 1221
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_10_20,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_40_50,                 5334
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_50_60,                  357
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_60_70,                  238
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_140_150,                  360
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_150_160,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_160_170,                  972
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_170_180,                  900
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_180_190,                  714
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_190_200,                  847
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_200_210,                 2255
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_210_220,                 1102
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_220_230,                   69
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_230_240,                 2062
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_240_250,                  239
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_250_260,                  119
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_260_270,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_270_280,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_290_300,                  368
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6137
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_40_50,                 2082
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_50_60,                  261
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_60_70,                  137
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_70_80,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_140_150,                  156
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_150_160,                   63
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_160_170,                  487
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_170_180,                  548
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_180_190,                  305
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_190_200,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_200_210,                 1044
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_210_220,                  566
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_220_230,                   93
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_230_240,                 1027
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_240_250,                  211
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_250_260,                   89
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_260_270,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_270_280,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_280_290,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_290_300,                  198
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6135
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_40_50,                  756
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_50_60,                  161
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_60_70,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_140_150,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_150_160,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_160_170,                  170
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_170_180,                  294
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_180_190,                  179
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_190_200,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_200_210,                  400
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_210_220,                  232
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_220_230,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_230_240,                  429
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_240_250,                  124
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_250_260,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_260_270,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_270_280,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_280_290,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_290_300,                  115
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6177
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_40_50,                  239
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_50_60,                   92
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_60_70,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_140_150,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_150_160,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_160_170,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_170_180,                  123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_180_190,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_190_200,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_200_210,                  154
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_210_220,                  123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_220_230,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_230_240,                  178
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_240_250,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_250_260,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_260_270,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_270_280,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_280_290,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_290_300,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 6175
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_40_50,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_50_60,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_60_70,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_140_150,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_150_160,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_160_170,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_170_180,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_180_190,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_190_200,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_200_210,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_210_220,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_220_230,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_230_240,                   69
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_240_250,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_250_260,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_260_270,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_270_280,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_280_290,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_290_300,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1503
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_40_50,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_50_60,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_60_70,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_140_150,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_150_160,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_160_170,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_170_180,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_180_190,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_190_200,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_10_20,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_200_210,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_210_220,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_220_230,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_230_240,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_240_250,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_250_260,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_260_270,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_270_280,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_290_300,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1305
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_40_50,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_50_60,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_60_70,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_70_80,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_140_150,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_150_160,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_170_180,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_180_190,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_190_200,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_200_210,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_210_220,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_220_230,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_230_240,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_240_250,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_250_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_270_280,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_290_300,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1287
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingABCmshr,              4557163
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingCmshr,                   80
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_40_50,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictA,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_60_70,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictC,                   77
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_10_20,                25074
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_20_30,                  325
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_170_180,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_190_200,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_220_230,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_140_150,                 2153
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_230_240,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_150_160,                   95
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_240_250,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_160_170,                   64
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_250_260,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_170_180,                 4136
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_180_190,                  175
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_270_280,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_190_200,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_200_210,                 2878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_290_300,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_210_220,                  570
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1339
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_220_230,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_230_240,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_240_250,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_250_260,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_270_280,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_290_300,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_70_80,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_300_350,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_350_400,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_400_450,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_450_500,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_500_550,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_550_600,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_600_650,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_650_700,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_700_750,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_160_170,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_750_800,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_800_850,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_850_900,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_190_200,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_900_950,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_950_1000,                  182
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1418
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_10_20,                 6097
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_20_30,                  640
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_250_260,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_290_300,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 1279
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_140_150,                 1167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_150_160,                  127
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_160_170,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_170_180,                 1293
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_180_190,                  202
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_190_200,                   87
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_200_210,                 1119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_210_220,                  515
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_220_230,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_230_240,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_240_250,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_250_260,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_260_270,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_270_280,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_300_350,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_220_230,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_350_400,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_400_450,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_240_250,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_450_500,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_500_550,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_550_600,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_600_650,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_650_700,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_290_300,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_700_750,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  477
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_750_800,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_800_850,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_850_900,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_900_950,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_950_1000,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_40_50,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1446
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_10_20,                 1626
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_20_30,                  302
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_30_40,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_140_150,                  466
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_150_160,                  105
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_160_170,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_170_180,                  413
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_230_240,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_180_190,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_190_200,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_200_210,                  360
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_210_220,                  258
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_220_230,                   70
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_230_240,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_240_250,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  479
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_250_260,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_260_270,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_270_280,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_290_300,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_300_350,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_350_400,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_400_450,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_450_500,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_500_550,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_550_600,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_600_650,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_650_700,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_700_750,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_750_800,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_800_850,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_850_900,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_900_950,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_950_1000,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1422
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_10_20,                  432
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_20_30,                   99
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_30_40,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  475
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_140_150,                  167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_150_160,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_160_170,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_170_180,                  119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_180_190,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_190_200,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_200_210,                  141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_210_220,                  120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_220_230,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_230_240,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_240_250,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_250_260,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_260_270,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_270_280,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_300_350,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_350_400,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_450_500,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_550_600,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_600_650,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_700_750,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_750_800,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_800_850,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_850_900,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                  474
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_900_950,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_950_1000,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1406
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_10_20,                  112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_20_30,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_30_40,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_140_150,                   64
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_150_160,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_160_170,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_170_180,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_180_190,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_190_200,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_200_210,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_210_220,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_220_230,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_230_240,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_240_250,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_250_260,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_260_270,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_290_300,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_450_500,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_500_550,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_550_600,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_600_650,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_650_700,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_700_750,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_750_800,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_850_900,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_900_950,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_950_1000,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1498
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_10_20,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_20_30,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_140_150,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_150_160,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_160_170,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_170_180,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_180_190,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_190_200,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_200_210,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_210_220,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_220_230,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_230_240,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_240_250,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_250_260,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_270_280,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_450_500,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_550_600,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_650_700,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_750_800,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_950_1000,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1281
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_10_20,                   15
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_valid_train_req,              3084208
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_20_30,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_0,               319566
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_1,              1721423
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_10,                46558
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_11,               429358
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_100,                47673
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_101,               466859
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_110,                 6715
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_111,                46056
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_replace_the_neighbor,                 5580
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_valid,              3494869
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_cannot_accept,               410661
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_alloc,               420512
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_140_150,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_update,              2663695
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_150_160,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_plus_one_hit,                26979
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_160_170,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_minus_one_hit,                31950
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_170_180,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_180_190,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_190_200,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_200_210,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_valid,              3084207
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_210_220,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_not_send_pf,              3060248
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_220_230,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_decr_pf,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_230_240,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_incr_pf,                23959
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_240_250,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s3_pf_sent,                23959
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_250_260,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_sent,                23122
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_blocked,                  837
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: pf_sent,                47081
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sum,              8209039
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_overflow,                  326
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_450_500,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_0_1,              8995994
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_1_2,              2550089
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_2_3,              1806992
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_600_650,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_3_4,               145372
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_4_5,                86544
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_5_6,                54504
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_6_7,                53576
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_7_8,                24451
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_8_9,                14572
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_9_10,                19086
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_950_1000,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_10_11,                 8845
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_11_12,                 5273
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_12_13,                 2097
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_10_20,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_13_14,                 1570
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_20_30,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_14_15,                  412
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_15_16,                  738
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sum,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_0_1,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_140_150,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_150_160,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_160_170,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_170_180,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_190_200,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_220_230,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: hash_conflict,                  108
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_240_250,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_250_260,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_450_500,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_950_1000,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1336
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_10_20,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_20_30,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_220_230,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_400_450,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_950_1000,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                 1276
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_220_230,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_400_450,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  444
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_10_20,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_170_180,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  445
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  440
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                  439
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_10_20,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingABCmshr,              4505110
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingCmshr,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictA,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictC,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_10_20,                25035
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_20_30,                  363
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_140_150,                 2153
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_150_160,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_160_170,                   49
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_170_180,                 4181
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_180_190,                  156
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_190_200,                   68
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_200_210,                 2932
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_210_220,                  619
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_220_230,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_230_240,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_240_250,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_250_260,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_260_270,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_290_300,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_300_350,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_350_400,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_400_450,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_450_500,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_500_550,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_550_600,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_600_650,                   16
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_650_700,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_700_750,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_750_800,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_800_850,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_850_900,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_900_950,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_950_1000,                  196
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1462
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_10_20,                 6311
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_20_30,                  612
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_40_50,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_140_150,                 1135
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_150_160,                  125
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_160_170,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_170_180,                 1283
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_180_190,                  201
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_190_200,                   75
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_200_210,                 1108
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_210_220,                  516
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_220_230,                   74
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_230_240,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_240_250,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_250_260,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_260_270,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_270_280,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_300_350,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_350_400,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_400_450,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_450_500,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_500_550,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_550_600,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_600_650,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_650_700,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_700_750,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_750_800,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_800_850,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_850_900,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_900_950,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_950_1000,                   99
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1440
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_10_20,                 1642
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_20_30,                  289
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_50_60,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_140_150,                  479
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_150_160,                  101
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_160_170,                   69
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_170_180,                  371
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_180_190,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_190_200,                   76
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_200_210,                  362
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_210_220,                  258
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_220_230,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_230_240,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_240_250,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_250_260,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_260_270,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_270_280,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_290_300,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_300_350,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_350_400,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_400_450,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_450_500,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_550_600,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_600_650,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_700_750,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_750_800,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_800_850,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_900_950,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_950_1000,                   35
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1364
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_10_20,                  493
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_20_30,                   99
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_30_40,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_140_150,                  171
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_150_160,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_160_170,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_170_180,                  147
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_180_190,                   52
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_190_200,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_200_210,                  136
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_210_220,                  118
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_220_230,                   40
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_230_240,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_240_250,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_250_260,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_260_270,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_270_280,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_280_290,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_300_350,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_350_400,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_400_450,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_450_500,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_500_550,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_550_600,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_600_650,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_700_750,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_750_800,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_850_900,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_900_950,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_950_1000,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1400
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_10_20,                  162
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_20_30,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_140_150,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_150_160,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_160_170,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_170_180,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_180_190,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_190_200,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_200_210,                   50
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_210_220,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_220_230,                   21
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_230_240,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_240_250,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_250_260,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_260_270,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_280_290,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_290_300,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_300_350,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_350_400,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_450_500,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_550_600,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_600_650,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_650_700,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_700_750,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_750_800,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_900_950,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_950_1000,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1392
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_10_20,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_20_30,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_30_40,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_140_150,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_150_160,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_160_170,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_170_180,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_180_190,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_190_200,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_200_210,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_210_220,                   13
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_220_230,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_230_240,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_240_250,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_250_260,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_260_270,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_270_280,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_400_450,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_600_650,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_900_950,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_950_1000,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1283
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_10_20,                   20
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_20_30,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_140_150,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_150_160,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_160_170,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_170_180,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_180_190,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_190_200,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_200_210,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_210_220,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_220_230,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_230_240,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_240_250,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_250_260,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_400_450,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_500_550,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_550_600,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_900_950,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_950_1000,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1334
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_10_20,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_20_30,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_140_150,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_150_160,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_160_170,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_180_190,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_190_200,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_200_210,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_210_220,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_220_230,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_230_240,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_260_270,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_650_700,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_850_900,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_950_1000,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                 1190
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_20_30,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_150_160,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_160_170,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_200_210,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_210_220,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_290_300,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_300_350,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  433
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_10_20,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_150_160,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_170_180,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_350_400,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  375
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  407
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_400_450,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                  400
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_10_20,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingABCmshr,              4519759
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingCmshr,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictA,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictC,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_0,              1047668
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_1,               813430
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_2,               673084
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_0,               421545
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_1,               371403
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_2,               279482
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest,               193854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_0,               191646
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_0,               103640
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_0,               105221
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_0,                88592
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_0,                74276
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_1,                72357
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_1,                81547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_1,                65247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_1,                60096
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_2,                62250
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_2,                69503
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_2,                54159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_2,                49136
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_0,              1744388
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_0,              1748696
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_0,             10725119
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_1,              1203808
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_1,              1204301
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_1,             11319041
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_2,               932859
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_2,               936427
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_2,             11496463
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_0,              1631505
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_0,              1631505
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_0,                34965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_1,              1162343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_1,              1162343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_1,                23151
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_2,               934342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_2,               934342
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_2,                13029
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_0,               514296
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_0,               504539
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_0_0,               307075
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_1,               400387
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_1,               392105
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_1_0,               261041
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_2,               399708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_2,               391382
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_2_0,               149052
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_3,               306631
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_3,               300365
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_3_0,                94625
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_4,               316597
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_4,               310182
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_4_0,                71695
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_5,               234705
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_5,               230461
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_5_0,                39952
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_6,               227646
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_6,               224019
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_6_0,                38903
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_7,               155098
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_7,               152654
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_7_0,                19683
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_8,               146158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_8,               143526
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_8_0,                24507
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_9,                62938
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_9,                62011
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_9_0,                11174
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_10,                34789
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_10,                34220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_10_0,                14255
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_11,                12620
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_11,                12464
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_11_0,                 4675
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_12,                16497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_12,                16293
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_12_0,                 9666
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_13,                 8225
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_13,                 8152
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_13_0,                 2037
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_14,                10775
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_14,                10592
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_14_0,                 5864
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_15,                 4437
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_15,                 4386
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_15_0,                 1025
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_16,                 8230
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_16,                 8083
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_16_0,                 3509
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_17,                 1763
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_17,                 1727
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_17_0,                  623
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_18,                 6746
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_18,                 6656
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_18_0,                 2400
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_19,                 1032
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_19,                 1018
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_19_0,                  437
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_20,                 3413
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_20,                 3354
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_20_0,                 1867
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_21,                  489
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_21,                  473
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_21_0,                  306
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_22,                 1873
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_22,                 1833
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_22_0,                 1479
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_23,                  170
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_23,                  168
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_23_0,                  160
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_24,                 1520
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_24,                 1485
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_24_0,                 1238
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_25,                  115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_25,                  112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_25_0,                   89
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_26,                 1343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_26,                 1307
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_26_0,                  932
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_27,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_27,                   82
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_27_0,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_28,                  974
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_28,                  945
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_28_0,                  590
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_29,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_29,                   54
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_29_0,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_30,                  837
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_30,                  819
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_30_0,                  520
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_31,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_31,                   47
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_31_0,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_32,                  918
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_32,                  897
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_32_0,                  472
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_33,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_33,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_33_0,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_34,                 3433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_34,                 3402
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_34_0,                  554
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_35,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_35,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_35_0,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_36,                 6618
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_36,                 6543
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_36_0,                 1460
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_37,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_37,                   36
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_37_0,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_38,                25424
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_38,                25042
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_38_0,                 4038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_39,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_39,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_39_0,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_40,               124737
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_40,               122737
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_40_0,                11765
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_41,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_41,                   28
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_41_0,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_42,               187209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_42,               183824
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_42_0,                26389
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_43,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_43,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_43_0,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_44,               249619
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_44,               244504
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_44_0,                66041
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_45,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_45,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_45_0,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_46,               322083
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_46,               315497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_46_0,               221479
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_47,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_47,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_47_0,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: redirect_num,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_num,              3808700
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sum,              3728190
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_overflow,               902020
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_0_1,             12093934
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_1_2,               526192
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_2_3,              1149989
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: full,                  353
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_0,              1482558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_1,               980813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_2,               756476
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_0,              1287567
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_1,               827004
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_2,               455239
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest,               294137
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_0,               292956
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_0,               227377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_0,               182069
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_0,                96406
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_0,                73280
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_0,               170668
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_0,               114188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_1,                74258
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_1,                71077
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_1,                34405
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_1,                28080
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_1,               176776
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_1,                42440
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_2,                30298
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_2,                35225
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_2,                20277
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_2,                15403
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_2,                56160
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_2,                47091
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_0,              3413093
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_0,              3450421
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_0,              7026466
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_1,              1988393
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_1,              1989630
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_1,              7307222
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_2,              1228131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_2,              4044456
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_2,              8630668
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_0,              3003873
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_0,              3130037
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_1,              1771584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_1,              1883978
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_2,              1187992
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_2,              1265925
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_0,               770007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_0,               746953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_0_0,               243573
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_1,               534015
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_1,               517568
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_1_0,               224681
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_2,               623427
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_2,               601787
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_2_0,               243643
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_3,               398565
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_3,               382344
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_3_0,               147122
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_4,               509494
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_4,               490470
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_4_0,               211572
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_5,               306954
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_5,               291716
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_5_0,                84953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_6,               404185
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_6,               387262
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_6_0,               164883
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_7,               237061
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_7,               221462
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_7_0,                52192
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_8,               309356
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_8,               293337
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_8_0,               113833
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_9,               172904
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_9,               159554
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_9_0,                49757
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_10,               216010
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_10,               203529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_10_0,                76477
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_11,               106273
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_11,                97754
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_11_0,                32056
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_12,               136714
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_12,               127744
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_12_0,                47118
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_13,                53477
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_13,                48291
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_13_0,                18525
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_14,                88288
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_14,                81949
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_14_0,                29584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_15,                26581
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_15,                23349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_15_0,                11018
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_16,                57086
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_16,                52700
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_16_0,                19810
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_17,                15679
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_17,                13397
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_17_0,                 7390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_18,                33499
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_18,                30408
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_18_0,                14092
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_19,                 9403
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_19,                 8103
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_19_0,                 5235
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_20,                21591
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_20,                19439
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_20_0,                10143
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_21,                 6165
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_21,                 5262
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_21_0,                 3792
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_22,                15892
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_22,                14187
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_22_0,                 8090
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_23,                 4510
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_23,                 3788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_23_0,                 2991
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_24,                11896
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_24,                10588
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_24_0,                 6649
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_25,                 3286
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_25,                 2865
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_25_0,                 2417
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_26,                 9658
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_26,                 8609
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_26_0,                 5557
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_27,                 1162
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_27,                  858
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_27_0,                  574
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_28,                 8556
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_28,                 7494
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_28_0,                 4982
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_29,                  640
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_29,                  468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_29_0,                  333
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_30,                 8878
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_30,                 7808
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_30_0,                 4735
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_31,                  466
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_31,                  331
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_31_0,                  209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_32,                11075
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_32,                 9768
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_32_0,                 5375
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_33,                  270
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_33,                  174
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_33_0,                  135
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_34,                18425
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_34,                16506
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_34_0,                 7580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_35,                  167
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_35,                  125
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_35_0,                   93
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_36,                46142
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_36,                42589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_36_0,                13698
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_37,                  123
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_37,                   90
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_37_0,                   75
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_38,                92276
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_38,                85234
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_38_0,                27770
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_39,                  114
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_39,                   79
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_39_0,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_40,               158774
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_40,               148553
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_40_0,                26355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_41,                   84
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_41,                   65
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_41_0,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_42,               213912
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_42,               202564
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_42_0,                29975
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_43,                   93
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_43,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_43_0,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_44,               265254
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_44,               253247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_44_0,                48655
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_45,                   89
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_45,                   45
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_45_0,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_46,               358639
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_46,               348265
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_46_0,               101377
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_47,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_47,                   39
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_47_0,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: redirect_num,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_num,              6500911
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sum,              6279940
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_overflow,              1013629
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_0_1,             10288211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_1_2,              1697497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_2_3,              1784407
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: full,                 1520
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3MissMatch_0,              2392872
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_0_1,              9093160
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_1_2,              1350885
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_2_3,              1235489
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sum,            151338358
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_3_4,               568655
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_mean,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_4_5,               502838
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_5_6,               276225
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_6_7,               192108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_overflow,                 1520
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_7_8,               131080
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_0_1,              3842426
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_8_9,                98611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_1_2,               905940
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_9_10,                69898
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_2_3,               815804
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_10_11,                45028
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_3_4,               799412
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_11_12,                43250
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_4_5,               676147
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_12_13,                26951
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_5_6,               622685
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_13_14,                24436
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_6_7,               513048
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_14_15,                19310
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_7_8,               401554
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_15_16,                19574
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_8_9,               343202
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_16_17,                13616
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_9_10,               306673
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_17_18,                14047
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_10_11,               253228
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_18_19,                 9121
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_11_12,               211382
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_19_20,                12580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_12_13,               217256
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_20_21,                 4956
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_13_14,               174524
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_21_22,                 5287
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_14_15,               133529
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_22_23,                 3429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_15_16,               109301
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_23_24,                 1648
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_16_17,                93353
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_24_25,                 2140
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_17_18,                77935
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_25_26,                 1101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_18_19,                59518
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_26_27,                  765
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_19_20,                50769
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_27_28,                  602
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_20_21,                43897
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_28_29,                  528
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_21_22,                32680
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_29_30,                 1312
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_22_23,                30870
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_30_31,                  234
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_23_24,                26384
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_31_32,                  150
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_24_25,                24433
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_32_33,                  127
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_25_26,                21918
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_33_34,                   44
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_26_27,                17861
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_34_35,                   46
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_27_28,                14118
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_35_36,                   72
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_28_29,                13847
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_36_37,                   48
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_29_30,                12525
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_37_38,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_30_31,                13704
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_38_39,                  278
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_31_32,                14016
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_39_40,                  106
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_32_33,                18884
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_40_41,                   62
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_33_34,                39845
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_41_42,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_34_35,                49703
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_42_43,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_35_36,                30551
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_43_44,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_36_37,              2179727
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_44_45,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_37_38,               529857
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_45_46,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_38_39,                15646
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_46_47,                  242
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_39_40,                11345
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_40_41,                 5638
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_41_42,                 4972
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_42_43,                 1956
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_43_44,                 2032
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_44_45,                 1137
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_45_46,                 1292
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_46_47,                 1315
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_47_48,                 2276
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_0_0,               284189
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_1_0,               251215
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_2_0,               118943
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_3_0,               100532
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_0_1,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_4_0,               417333
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_5_0,               211311
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_7_0,               319097
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_8_0,               284273
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_9_0,               132619
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_10_0,               110630
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_11_0,               585483
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_12_0,               287084
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_13_0,               159583
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_20_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_14_0,                24240
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_21_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_22_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_15_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_23_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_24_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sum,              3497048
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_25_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_26_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_27_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_28_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_29_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_0_1,             11778242
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_1_2,              1194733
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_2_3,               449510
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_32_33,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_3_4,               194332
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_33_34,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_4_5,                74349
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_34_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_5_6,                36958
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_35_36,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_6_7,                17094
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_36_37,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_7_8,                 9036
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_8_9,                 5130
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_9_10,                 3152
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_10_11,                 1964
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_11_12,                 1353
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_12_13,                  921
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_13_14,                  724
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_14_15,                  520
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_15_16,                  374
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_16_17,                  267
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_17_18,                  265
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_18_19,                  236
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_19_20,                  209
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_20_21,                  163
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_21_22,                  109
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_22_23,                   71
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_23_24,                   78
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_24_25,                   59
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_25_26,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_26_27,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_27_28,                   29
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_28_29,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_29_30,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_30_31,                   24
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_31_32,                   22
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_32_33,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_0_1,              9093160
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_1_2,              1350885
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_33_34,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_2_3,              1235489
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_34_35,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_3_4,               568655
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_35_36,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_4_5,               502838
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_5_6,               276225
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_36_37,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_6_7,               192108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_37_38,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_7_8,               131080
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_38_39,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_8_9,                98611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_9_10,                69898
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_10_11,                45028
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_11_12,                43250
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_12_13,                26951
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_13_14,                24436
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_14_15,                19310
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_15_16,                19574
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_16_17,                13616
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_17_18,                14047
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_18_19,                 9121
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_19_20,                12580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: scheduled_entries,             24386235
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_20_21,                 4956
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: not_selected_entries,               633101
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_21_22,                 5287
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_22_23,                 3429
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_23_24,                 1648
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_24_25,                 2140
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_25_26,                 1101
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_26_27,                  765
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_27_28,                  602
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_28_29,                  528
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_29_30,                 1312
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_30_31,                  234
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_31_32,                 1251
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3C_ReleaseCnt_Total,               100677
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Total,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_override_0,               372976
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                   33
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sum,              2349990
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_1,                   66
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_2,                   37
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Total,                 1355
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_3,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Miss,                  782
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                  379
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Total,                24745
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_overflow,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_1,                  325
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Miss,                15653
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_0_1,             11822763
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_2,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Total,                 1854
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_1_2,              1635369
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Miss,                 1043
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_2_3,               254948
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Total,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                  496
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_3_4,                42867
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_4_5,                 8308
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                  496
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Total,                12893
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_5_6,                 1606
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Miss,                 9005
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_6_7,                 1098
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Total,                   61
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_7_8,                  977
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Miss,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_8_9,                  408
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Total,                 6361
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_9_10,                  929
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Miss,                 3132
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_10_11,                  351
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Total,                25251
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_11_12,                  257
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Miss,                17257
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_12_13,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Total,                41291
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_13_14,                   18
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sum,             17428266
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Miss,                27452
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_14_15,                   57
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_mean,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_1,                  118
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Total,                 2871
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_15_16,                  141
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_0,              1919353
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_0,                 1110
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Miss,                 2117
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_0,                 1110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_overflow,                  353
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Total,                  185
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_0_1,             10273972
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Miss,                  181
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_1_2,               822721
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_0,                  216
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Total,                  194
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_2_3,               460858
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_0,                  216
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_3_4,               443485
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_0,                  595
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Miss,                   30
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_4_5,               284625
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_0,                  595
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_5_6,               209155
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_0,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_6_7,               292347
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_0,                   94
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_7_8,               173813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_0,               214486
[PERF ][time=            13770117] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_8_9,               132211
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_0,               214486
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_9_10,               308120
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_0,                35007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_0,                35007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_10_11,                86212
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_0,                19498
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_0,                19498
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_11_12,                53768
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_0,                23757
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_12_13,                55072
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_0,                23757
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_13_14,                29771
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_14_15,                15284
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                 1158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_15_16,                16826
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                 1158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_16_17,                12869
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,             35946321
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_17_18,                15349
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_1,                  371
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_1,                  371
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_18_19,                15463
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_1,             31159752
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_2,                 1203
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_19_20,                 9519
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_20_21,                10751
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_2,                 1203
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_2,             35946605
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_21_22,                 7105
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_3,                  433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_22_23,                 5612
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_3,                  433
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_23_24,                 9142
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_3,             31159769
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_24_25,                 4429
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                  895
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_25_26,                 2660
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                  895
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_26_27,                 2672
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_1,                  390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_27_28,                 2871
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_1,                  390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_2,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_28_29,                 1728
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_2,                   55
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_3,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_29_30,                 1376
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_3,                   31
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sum,               430637
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_0,                  263
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_30_31,                  842
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_0,                  263
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_31_32,                  773
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                  323
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                  272
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_32_33,                  599
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_0_1,             13345725
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_33_34,                  589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_1,                  101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_1_2,               418215
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_1,                  101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_34_35,                  539
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_2_3,                 6111
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                   78
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_3_4,                   60
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_35_36,                 1422
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_4_5,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_36_37,                 2413
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_5_6,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_2,                  154
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_6_7,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_37_38,                 1851
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_2,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                  101
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_38_39,                  209
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                  146
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_39_40,                  158
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_3,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_40_41,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_3,                   27
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_41_42,                  104
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_42_43,                   58
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_4,                   43
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_43_44,                   83
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_4,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_44_45,                   51
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: not_selected_entries,                 6460
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                   34
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_45_46,                   98
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_5,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_46_47,                   75
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_5,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_47_48,                  424
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_6,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    9
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_0_0,               129546
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_7,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_1_0,                63112
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_7,                   26
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_2_0,                48159
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_8,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_8,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_0,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_3_0,                24584
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_9,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_9,                   12
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_4_0,               199901
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_0,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_5_0,               159850
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_10,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_10,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_0,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_1,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_6_0,                78795
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_11,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_11,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_7_0,                64292
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_0,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_8_0,                81206
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_12,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_12,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_0,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_1,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_9_0,                43497
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_13,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_13,                    6
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_0,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_10_0,                18492
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_14,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_14,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_0,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_15,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_15,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_0,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_16,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sum,              1705124
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_16,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_0_1,             13117996
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_18,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_1_2,               283963
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_18,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_2_3,               111064
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_3_4,               137422
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_4_5,                33796
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_5_6,                21405
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_6_7,                25913
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_7_8,                 9864
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_8_9,                 6036
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_9_10,                 7014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_10_11,                 5177
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_11_12,                 1981
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_12_13,                 1980
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_13_14,                 1318
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_14_15,                 1272
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_15_16,                  738
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_16_17,                  547
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_17_18,                  453
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_18_19,                  438
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_19_20,                  233
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_20_21,                  160
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_21_22,                  252
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_22_23,                  114
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_23_24,                   56
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_24_25,                   53
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_25_26,                  261
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_26_27,                   23
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_27_28,                  573
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_28_29,                   10
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_29_30,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_33,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_33,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_34,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_34,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_35,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_36,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_36,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_37,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_37,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: scheduled_entries,             10983006
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: not_selected_entries,               438840
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: replayed_entries,                72166
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_38,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_38,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_39,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_39,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_40,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_41,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_42,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_42,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_43,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_44,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_44,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_45,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_46,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_46,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_0,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_47,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_47,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_48,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_48,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_0,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_49,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_49,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_0,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_50,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_50,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_0,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_51,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_51,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_0,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_52,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_52,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_0,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_53,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_53,                    7
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_0,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_54,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_54,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_0,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_1,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_55,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_55,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_0,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_56,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_56,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_0,                    3
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_1,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_57,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_57,                   17
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_0,                    8
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_58,                   42
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_58,                   41
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_0,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_1,                   38
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_59,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_59,                   14
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_0,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_60,                  140
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_60,                  138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_0,                   96
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_1,                  131
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_61,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_61,                   32
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_0,                   25
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_1,                    1
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_62,                  281
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_62,                  280
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_0,                  406
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_1,                  275
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_63,                  139
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_63,                  138
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_0,                  110
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_1,                  149
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: redirect_num,               199847
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                 3014
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sum,                 1371
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,             13768763
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_1_2,                 1333
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_2_3,                   19
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: full,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_0,              1168580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_0,              1184248
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_1,              1384395
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_2,              2005962
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_3,              2069783
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_0,               508529
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_0,               163025
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_1,               512259
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_2,               620474
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sum,               554097
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_0_1,             13247824
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_1_2,               498754
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_2_3,                20712
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_3_4,                  788
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_4_5,                 1220
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_5_6,                   11
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_6_7,                  267
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_8_9,                  317
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_9_10,                    2
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_10_11,                   86
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_11_12,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_12_13,                  130
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_0,               166844
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_0,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_0,                 3456
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_0,                 2867
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_0,                 5448
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_0,                 4343
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_0,                 3033
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_0,                  852
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_0,                 1319
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_0,                  577
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_0,                 8965
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_0,                 1311
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_0,                  326
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_0,                  276
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_0,                  900
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_0,                  195
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_0,                    4
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_1,               244797
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_1,                 8532
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_1,                 7299
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_1,                 2758
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_1,                  310
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_1,                 2109
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_1,                  800
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_1,                 1108
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_1,                  170
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_1,                17081
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_1,                17038
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_1,                 1271
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_1,                 1021
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_1,                  813
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_1,                  794
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sum,                38452
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_0_1,             13731904
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_1_2,                37970
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_2_3,                  241
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: blocked_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: not_selected_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: replayed_entries,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_full,                34392
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_half,              1237695
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_empty,             10275247
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_enq,              2585363
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_deq,              3084208
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_0,             10582982
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_0,             11168909
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_0,             11184753
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_1,                32421
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_1,               101725
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_1,                99880
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_10,               287549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_10,               376589
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_10,               377007
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_11,                44522
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_11,                22468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_11,                18708
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_100,              1298869
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_100,              1608329
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_100,              1640635
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_101,               191495
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_101,               175077
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_101,               159549
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_110,               480537
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_110,               274621
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_110,               258580
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_111,               851741
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_111,                42398
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_111,                31004
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_valid,               121448
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_hit,                77077
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_miss,                44371
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: pf_valid,                  469
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_valid,                  232
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_block,                    5
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l2_pf_valid,                  237
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: detect_stream,                 7390
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sum,               265983
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_mean,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sampled,             13770115
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_underflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_overflow,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_0_1,             13534859
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_1_2,               209087
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_2_3,                21611
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_3_4,                 4558
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_4_5,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_5_6,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_6_7,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_7_8,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_8_9,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_9_10,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_update,                 4059
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_update,                 4468
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_update,                21188
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_update,                 4239
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_update,                13721
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_3,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_update,                 4953
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_0,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_1,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_2,                    0
[PERF ][time=            13770117] TOP.SimTop.l_soc