Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Rian/Documents/MICROELETRONICA/LAB4/relogio_module/relogio_module_tb_isim_beh.exe -prj C:/Users/Rian/Documents/MICROELETRONICA/LAB4/relogio_module/relogio_module_tb_beh.prj work.relogio_module_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Rian/Documents/MICROELETRONICA/LAB4/relogio_module/aux_relogio_module.vhd" into library work
Parsing VHDL file "C:/Users/Rian/Documents/MICROELETRONICA/LAB4/relogio_module/relogio_module.vhd" into library work
Parsing VHDL file "C:/Users/Rian/Documents/MICROELETRONICA/LAB4/relogio_module/relogio_module_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity aux_relogio_module [aux_relogio_module_default]
Compiling architecture behavioral of entity relogio_module [\relogio_module(5,1)\]
Compiling architecture behavior of entity relogio_module_tb
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable C:/Users/Rian/Documents/MICROELETRONICA/LAB4/relogio_module/relogio_module_tb_isim_beh.exe
Fuse Memory Usage: 36084 KB
Fuse CPU Usage: 390 ms
