<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" >

<title>硬件仿真课程作业-gcd | Ray&#39;s Space</title>

<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">

<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous">
<link rel="shortcut icon" href="https://ray-sang.github.io/favicon.ico?v=1621697504357">
<link rel="stylesheet" href="https://ray-sang.github.io/styles/main.css">



<link rel="stylesheet" href="https://unpkg.com/aos@next/dist/aos.css" />
<script src="https://cdn.jsdelivr.net/npm/vue/dist/vue.js"></script>



    <meta name="description" content="要求：
设计一个电路，实现最大公约数计算。

例程对应的entity结构为：
entity gcd is

    port

    (

        clock, new_input : in std_logic;

       ..." />
    <meta name="keywords" content="VHDL学习" />
  </head>
  <body>
    <div id="app" class="main">

      <div class="sidebar" :class="{ 'full-height': menuVisible }">
  <div class="top-container" data-aos="fade-right">
    <div class="top-header-container">
      <a class="site-title-container" href="https://ray-sang.github.io">
        <img src="https://ray-sang.github.io/images/avatar.png?v=1621697504357" class="site-logo">
        <h1 class="site-title">Ray&#39;s Space</h1>
      </a>
      <div class="menu-btn" @click="menuVisible = !menuVisible">
        <div class="line"></div>
      </div>
    </div>
    <div>
      
        
          <a href="/" class="site-nav">
            首页
          </a>
        
      
        
          <a href="/archives" class="site-nav">
            归档
          </a>
        
      
        
          <a href="/tags" class="site-nav">
            标签
          </a>
        
      
        
          <a href="/post/about" class="site-nav">
            关于
          </a>
        
      
    </div>
  </div>
  <div class="bottom-container" data-aos="flip-up" data-aos-offset="0">
    <div class="social-container">
      
        
      
        
      
        
      
        
      
        
      
    </div>
    <div class="site-description">
      Plain living and high thinking
    </div>
    <div class="site-footer">
      Photography enthusiastic @<a href="https://500px.com.cn/sangray" target="_blank">500px</a> | <a class="rss" href="https://ray-sang.github.io/atom.xml" target="_blank">RSS</a>
    </div>
  </div>
</div>


      <div class="main-container">
        <div class="content-container" data-aos="fade-up">
          <div class="post-detail">
            <h2 class="post-title">硬件仿真课程作业-gcd</h2>
            <div class="post-date">2020-10-11</div>
            
            <div class="post-content" v-pre>
              <p>要求：<br>
设计一个电路，实现最大公约数计算。</p>
<!-- more -->
<p>例程对应的entity结构为：</p>
<pre><code class="language-vhdl">entity gcd is

    port

    (

        clock, new_input : in std_logic;

        a, b   : in  unsigned(15 downto 0);

        result : out unsigned(15 downto 0):=to_unsigned(0,16);

        busy   : out std_logic

    );

end;
</code></pre>
<p>各个信号功能说明如下：<br>
Clock：时钟，在它的上升沿作用下进行数据计算<br>
New_input：该信号=’1’时，表示需要在clock上升沿输入待计算的两个数a和b<br>
Result: 运算结果，当busy=‘0‘时输出最新的运算结果<br>
Busy: 表明当前电路处于运算中，还是运算完成，它为‘1’的时候表明运算尚未完成，此时result的内容不可用，但它为’0’时，表明运算结束，此时result存放的是运算结果（最近一次new_input=‘1‘时输入数据a和b的最大公约数）</p>
<p>tb的结果应该为：<br>
<img src="https://raw.githubusercontent.com/Ray-Sang/picsbed1/master/picgo/vhdl_homework_gcd.png" alt="" loading="lazy"></p>
<p>我的程序：</p>
<pre><code class="language-vhdl">library ieee; 
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity gcd is
    port 
    (
        clock, new_input : in std_logic;
        a, b   : in  unsigned(15 downto 0);
        result : out unsigned(15 downto 0):=to_unsigned(0,16);
        busy   : out std_logic
    );
end gcd;

architecture rtl of gcd is
    -- fill you code here
begin
    process(clock)
    -- fill your code
    variable flag : boolean := false;
    variable n1, n2 : unsigned(15 downto 0);
    
    begin
        if rising_edge(clock) then

            if (new_input = '1') then
                n1 := a;
                n2 := b;
                busy &lt;= '1';
                flag := true;
            end if;

            if (n1 = 1 or n2 = 1) then -- consider when a or b = 1, then gcd is always 1
            	flag := false;
            	busy &lt;= '0';
            elsif (n1 &gt; n2) then
                n1 := n1 - n2;
            elsif (n1 &lt; n2) then
                n2 := n2 - n1;
            else
                flag := false;
                busy &lt;= '0';
            end if;

            if (flag=false) then
                result &lt;= n1;
            end if;
            --calculate : while (n1 /= n2) loop
            --    if (n1&gt;n2) then
            --        n1 := n1 - n2;
            --    elsif (n2&gt;n1) then
            --        n2 := n2 - n1;
            --    --else
            --    --    flag := false;
            --    --    result &lt;= n1;
            --    end if;
            --end loop calculate;

        end if;
    end process;

end;

</code></pre>
<p>我的tb波形：<br>
<img src="https://raw.githubusercontent.com/Ray-Sang/picsbed1/master/picgo/vhdl_homework_gcd_mine.png" alt="" loading="lazy"></p>
<p>但是这样的问题是，最初的时候，a、b信号未赋值，输出为XXXX。与要求的波形不符。分析得，n1在不确定时，会给result赋值X。那么，考虑给n1、n2添加默认值0：<code>variable n1, n2 : unsigned(15 downto 0) := to_unsigned(0,16);</code>,并且修改代码。</p>
<p>修改后的代码为：</p>
<pre><code class="language-vhdl">library ieee; 
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity gcd is
    port 
    (
        clock, new_input : in std_logic;
        a, b   : in  unsigned(15 downto 0);
        result : out unsigned(15 downto 0):=to_unsigned(0,16);
        busy   : out std_logic
    );
end gcd;

architecture rtl of gcd is

begin
    process(clock)
    variable n1, n2 : unsigned(15 downto 0) := to_unsigned(0,16);
    
    begin
        if rising_edge(clock) then

            if (new_input = '1') then
                n1 := a;
                n2 := b;
                busy &lt;= '1';
            end if;

            if (n1 = 1 or n2 = 1) then -- consider when a or b = 1, then gcd is always 1
            	busy &lt;= '0';
            	result &lt;= n1;
            elsif (n1 &gt; n2) then
                n1 := n1 - n2;
            elsif (n1 &lt; n2) then
                n2 := n2 - n1;
            else
                busy &lt;= '0';
                result &lt;= n1;
            end if;

            --calculate : while (n1 /= n2) loop
            --    if (n1&gt;n2) then
            --        n1 := n1 - n2;
            --    elsif (n2&gt;n1) then
            --        n2 := n2 - n1;
            --    --else
            --    --    flag := false;
            --    --    result &lt;= n1;
            --    end if;
            --end loop calculate;
            null;
        end if;
    end process;

end;
</code></pre>
<p>修改后的tb为：<br>
<img src="https://raw.githubusercontent.com/Ray-Sang/picsbed1/master/picgo/vhdl_homework_gcd_mine_refined.png" alt="" loading="lazy"></p>
<p>盖的程序：我觉得最大的不同/优点就是使用temp的变量代替信号的作用，实现实时赋值，不用考虑信号赋值的问题。但是不需要使用tmp_a and tmp_b，故我在此处进行了注释处理。</p>
<pre><code class="language-vhdl">library ieee; 
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity gcd is
    port 
    (
        clock, new_input : in std_logic;
        a, b   : in  unsigned(15 downto 0);
        result : out unsigned(15 downto 0):=to_unsigned(0,16);
        busy   : out std_logic
    );
end;

architecture rtl of gcd is
    --signal tmp_a, tmp_b : unsigned(15 downto 0);
    
begin
    --tmp_a &lt;= a ;
    --tmp_b &lt;= b ;

    process(clock)
    variable tmp_busy : integer :=0;
    variable int_a, int_b : unsigned(15 downto 0) ;
    begin
        if rising_edge(clock) then
           if new_input='0' then
              busy&lt;= '0';
           end if;
           if new_input = '1' then
                 busy &lt;= '1' ;
                 tmp_busy :=1;
                -- int_a := tmp_a;
                 --int_b := tmp_b;
                 int_a := a;
                 int_b := b;
            end if;
            if tmp_busy = 1 then
                if int_a &gt; int_b  then
                      int_a :=int_a-int_b;
                elsif int_a&lt;int_b then
                      int_b :=int_b-int_a;
                end if;
            end if;
            if int_a = int_b then
                 busy&lt;='0';
                 tmp_busy:=0;
                 result&lt;=int_a;
            end if;
            null;
        end if;
    end process;
end;


</code></pre>
<p>波形图：<br>
<img src="https://raw.githubusercontent.com/Ray-Sang/picsbed1/master/picgo/vhdl_homework_gcd_gai.png" alt="" loading="lazy"></p>

            </div>
            
              <div class="tag-container">
                
                  <a href="https://ray-sang.github.io/tag/v0fuWKhzW/" class="tag">
                    VHDL学习
                  </a>
                
              </div>
            
            
              <div class="next-post">
                <div class="next">下一篇</div>
                <a href="https://ray-sang.github.io/post/lecture-19-lab-6-simulation-of-full-adder/">
                  <h3 class="post-title">
                    Lecture 19, Lab 6, simulation of full adder
                  </h3>
                </a>
              </div>
            

            

          </div>

        </div>
      </div>
    </div>

    <script src="https://unpkg.com/aos@next/dist/aos.js"></script>
<script type="application/javascript">

AOS.init();

var app = new Vue({
  el: '#app',
  data: {
    menuVisible: false,
  },
})

</script>


  <script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>
  <script>
    hljs.initHighlightingOnLoad()
  </script>





  </body>
</html>
