// Seed: 2499281853
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wor id_3
);
  logic id_5;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign module_1.id_5 = 0;
  assign #(id_1) id_2 = -1;
endmodule
module module_1 (
    input  wire  id_0
    , id_4,
    output logic id_1,
    output uwire id_2
);
  always @(posedge id_4) begin : LABEL_0
    id_1 = !id_0 - -1;
    id_4 <= id_0;
    disable id_5;
    disable id_6;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output wand  id_0,
    output tri0  id_1,
    input  uwire id_2
);
endmodule
