ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_cfft_radix4_f32.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c"
  20              		.section	.text.arm_radix4_butterfly_f32,"ax",%progbits
  21              		.align	1
  22              		.global	arm_radix4_butterfly_f32
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_radix4_butterfly_f32:
  28              	.LVL0:
  29              	.LFB140:
   1:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Title:        arm_cfft_radix4_f32.c
   4:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Description:  Radix-4 Decimation in Frequency CFFT & CIFFT Floating point processing function
   5:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
   6:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * $Date:        27. January 2017
   7:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
   9:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /*
  12:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
  14:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
  16:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * You may obtain a copy of the License at
  19:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
  20:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  *
  22:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * limitations under the License.
  27:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  */
  28:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  29:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 2


  30:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  31:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** extern void arm_bitreversal_f32(
  32:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pSrc,
  33:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t fftSize,
  34:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t bitRevFactor,
  35:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t * pBitRevTab);
  36:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  37:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_f32(
  38:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pSrc,
  39:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t fftLen,
  40:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pCoef,
  41:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t twidCoefModifier);
  42:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  43:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_inverse_f32(
  44:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pSrc,
  45:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t fftLen,
  46:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pCoef,
  47:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t twidCoefModifier,
  48:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t onebyfftLen);
  49:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  50:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  51:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
  52:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @ingroup groupTransforms
  53:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** */
  54:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  55:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
  56:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @addtogroup ComplexFFT
  57:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @{
  58:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** */
  59:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  60:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
  61:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @details
  62:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @brief Processing function for the floating-point Radix-4 CFFT/CIFFT.
  63:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @deprecated Do not use this function.  It has been superseded by \ref arm_cfft_f32 and will be re
  64:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * in the future.
  65:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      *S    points to an instance of the floating-point Radix-4 CFFT/CIFFT structure.
  66:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in, out] *pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing
  67:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @return none.
  68:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** */
  69:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  70:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_cfft_radix4_f32(
  71:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   const arm_cfft_radix4_instance_f32 * S,
  72:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****   float32_t * pSrc)
  73:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** {
  74:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    if (S->ifftFlag == 1U)
  75:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
  76:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Complex IFFT radix-4  */
  77:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       arm_radix4_butterfly_inverse_f32(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier, S->onebyf
  78:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
  79:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    else
  80:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
  81:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Complex FFT radix-4  */
  82:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       arm_radix4_butterfly_f32(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  83:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
  84:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  85:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    if (S->bitReverseFlag == 1U)
  86:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 3


  87:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Bit Reversal */
  88:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  89:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
  90:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  91:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** }
  92:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  93:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /**
  94:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @} end of ComplexFFT group
  95:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** */
  96:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
  97:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /* ----------------------------------------------------------------------
  98:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * Internal helper function used by the FFTs
  99:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****  * ---------------------------------------------------------------------- */
 100:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 101:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /*
 102:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @brief  Core function for the floating-point CFFT butterfly process.
 103:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in, out] *pSrc            points to the in-place buffer of floating-point data type.
 104:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      fftLen           length of the FFT.
 105:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      *pCoef           points to the twiddle coefficient buffer.
 106:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs w
 107:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @return none.
 108:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** */
 109:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 110:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_f32(
 111:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pSrc,
 112:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t fftLen,
 113:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pCoef,
 114:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t twidCoefModifier)
 115:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** {
  30              		.loc 1 115 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 24
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 115 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 2DED028B 		vpush.64	{d8}
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 44
  50              		.cfi_offset 80, -44
  51              		.cfi_offset 81, -40
  52 0008 87B0     		sub	sp, sp, #28
  53              	.LCFI2:
  54              		.cfi_def_cfa_offset 72
  55 000a 8B46     		mov	fp, r1
  56 000c 1146     		mov	r1, r2
  57              	.LVL1:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 4


  58              		.loc 1 115 1 view .LVU2
  59 000e 0193     		str	r3, [sp, #4]
 116:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 117:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t co1, co2, co3, si1, si2, si3;
  60              		.loc 1 117 4 is_stmt 1 view .LVU3
 118:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t ia1, ia2, ia3;
  61              		.loc 1 118 4 view .LVU4
 119:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t i0, i1, i2, i3;
  62              		.loc 1 119 4 view .LVU5
 120:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t n1, n2, j, k;
  63              		.loc 1 120 4 view .LVU6
 121:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 122:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #if defined (ARM_MATH_DSP)
 123:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 124:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /* Run the below code for Cortex-M4 and Cortex-M3 */
 125:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 126:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t xaIn, yaIn, xbIn, ybIn, xcIn, ycIn, xdIn, ydIn;
  64              		.loc 1 126 4 view .LVU7
 127:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xaplusc, Xbplusd, Yaplusc, Ybplusd, Xaminusc, Xbminusd, Yaminusc,
  65              		.loc 1 127 4 view .LVU8
 128:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    Ybminusd;
 129:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xb12C_out, Yb12C_out, Xc12C_out, Yc12C_out, Xd12C_out, Yd12C_out;
  66              		.loc 1 129 4 view .LVU9
 130:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xb12_out, Yb12_out, Xc12_out, Yc12_out, Xd12_out, Yd12_out;
  67              		.loc 1 130 4 view .LVU10
 131:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t *ptr1;
  68              		.loc 1 131 4 view .LVU11
 132:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t p0,p1,p2,p3,p4,p5;
  69              		.loc 1 132 4 view .LVU12
 133:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t a0,a1,a2,a3,a4,a5,a6,a7;
  70              		.loc 1 133 4 view .LVU13
 134:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 135:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the first stage */
 136:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
  71              		.loc 1 136 4 view .LVU14
  72              	.LVL2:
 137:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
  73              		.loc 1 137 4 view .LVU15
 138:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 139:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /* n2 = fftLen/4 */
 140:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 >>= 2U;
  74              		.loc 1 140 4 view .LVU16
  75              		.loc 1 140 7 is_stmt 0 view .LVU17
  76 0010 4FEA9B09 		lsr	r9, fp, #2
  77              	.LVL3:
 141:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    i0 = 0U;
  78              		.loc 1 141 4 is_stmt 1 view .LVU18
 142:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0U;
  79              		.loc 1 142 4 view .LVU19
 143:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 144:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    j = n2;
  80              		.loc 1 144 4 view .LVU20
  81              		.loc 1 144 6 is_stmt 0 view .LVU21
  82 0014 CDF80C90 		str	r9, [sp, #12]
 141:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0U;
  83              		.loc 1 141 7 view .LVU22
  84 0018 4FF00008 		mov	r8, #0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 5


 142:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0U;
  85              		.loc 1 142 8 view .LVU23
  86 001c C246     		mov	r10, r8
  87 001e CDF808B0 		str	fp, [sp, #8]
  88 0022 CB46     		mov	fp, r9
  89              	.LVL4:
  90              	.L2:
 145:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 146:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of first stage */
 147:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    do
  91              		.loc 1 147 4 is_stmt 1 view .LVU24
 148:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 149:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the input as, */
 150:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 151:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i1 = i0 + n2;
  92              		.loc 1 151 7 view .LVU25
  93              		.loc 1 151 10 is_stmt 0 view .LVU26
  94 0024 08EB0B0C 		add	ip, r8, fp
  95              	.LVL5:
 152:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i2 = i1 + n2;
  96              		.loc 1 152 7 is_stmt 1 view .LVU27
  97              		.loc 1 152 10 is_stmt 0 view .LVU28
  98 0028 08EB4B04 		add	r4, r8, fp, lsl #1
  99              	.LVL6:
 153:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i3 = i2 + n2;
 100              		.loc 1 153 7 is_stmt 1 view .LVU29
 101              		.loc 1 153 10 is_stmt 0 view .LVU30
 102 002c 0BEB0407 		add	r7, fp, r4
 103              	.LVL7:
 154:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 155:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = pSrc[(2U * i0)];
 104              		.loc 1 155 7 is_stmt 1 view .LVU31
 105              		.loc 1 155 18 is_stmt 0 view .LVU32
 106 0030 4FEAC806 		lsl	r6, r8, #3
 107 0034 00EBC809 		add	r9, r0, r8, lsl #3
 108              		.loc 1 155 12 view .LVU33
 109 0038 D9ED007A 		vldr.32	s15, [r9]
 110              	.LVL8:
 156:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = pSrc[(2U * i0) + 1U];
 111              		.loc 1 156 7 is_stmt 1 view .LVU34
 112              		.loc 1 156 18 is_stmt 0 view .LVU35
 113 003c 0436     		adds	r6, r6, #4
 114 003e 0644     		add	r6, r6, r0
 115              		.loc 1 156 12 view .LVU36
 116 0040 96ED006A 		vldr.32	s12, [r6]
 117              	.LVL9:
 157:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 158:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = pSrc[(2U * i1)];
 118              		.loc 1 158 7 is_stmt 1 view .LVU37
 119              		.loc 1 158 18 is_stmt 0 view .LVU38
 120 0044 4FEACC05 		lsl	r5, ip, #3
 121 0048 00EBCC0C 		add	ip, r0, ip, lsl #3
 122              	.LVL10:
 123              		.loc 1 158 12 view .LVU39
 124 004c 9CED007A 		vldr.32	s14, [ip]
 125              	.LVL11:
 159:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = pSrc[(2U * i1) + 1U];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 6


 126              		.loc 1 159 7 is_stmt 1 view .LVU40
 127              		.loc 1 159 18 is_stmt 0 view .LVU41
 128 0050 0435     		adds	r5, r5, #4
 129 0052 0544     		add	r5, r5, r0
 130              		.loc 1 159 12 view .LVU42
 131 0054 D5ED005A 		vldr.32	s11, [r5]
 132              	.LVL12:
 160:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 161:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = pSrc[(2U * i2)];
 133              		.loc 1 161 7 is_stmt 1 view .LVU43
 134              		.loc 1 161 18 is_stmt 0 view .LVU44
 135 0058 E200     		lsls	r2, r4, #3
 136 005a 00EBC404 		add	r4, r0, r4, lsl #3
 137              	.LVL13:
 138              		.loc 1 161 12 view .LVU45
 139 005e 94ED001A 		vldr.32	s2, [r4]
 140              	.LVL14:
 162:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = pSrc[(2U * i2) + 1U];
 141              		.loc 1 162 7 is_stmt 1 view .LVU46
 142              		.loc 1 162 18 is_stmt 0 view .LVU47
 143 0062 0432     		adds	r2, r2, #4
 144 0064 0244     		add	r2, r2, r0
 145              		.loc 1 162 12 view .LVU48
 146 0066 92ED003A 		vldr.32	s6, [r2]
 147              	.LVL15:
 163:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 164:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = pSrc[(2U * i3)];
 148              		.loc 1 164 7 is_stmt 1 view .LVU49
 149              		.loc 1 164 18 is_stmt 0 view .LVU50
 150 006a FB00     		lsls	r3, r7, #3
 151 006c 00EBC707 		add	r7, r0, r7, lsl #3
 152              	.LVL16:
 153              		.loc 1 164 12 view .LVU51
 154 0070 D7ED001A 		vldr.32	s3, [r7]
 155              	.LVL17:
 165:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = pSrc[(2U * i3) + 1U];
 156              		.loc 1 165 7 is_stmt 1 view .LVU52
 157              		.loc 1 165 18 is_stmt 0 view .LVU53
 158 0074 0433     		adds	r3, r3, #4
 159 0076 0344     		add	r3, r3, r0
 160              		.loc 1 165 12 view .LVU54
 161 0078 0093     		str	r3, [sp]
 162 007a D3ED003A 		vldr.32	s7, [r3]
 163              	.LVL18:
 166:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 167:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 168:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 164              		.loc 1 168 7 is_stmt 1 view .LVU55
 165              		.loc 1 168 15 is_stmt 0 view .LVU56
 166 007e 77EE814A 		vadd.f32	s9, s15, s2
 167              	.LVL19:
 169:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 170:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 168              		.loc 1 170 7 is_stmt 1 view .LVU57
 169              		.loc 1 170 15 is_stmt 0 view .LVU58
 170 0082 37EE212A 		vadd.f32	s4, s14, s3
 171              	.LVL20:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 7


 171:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 172:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 172              		.loc 1 172 7 is_stmt 1 view .LVU59
 173              		.loc 1 172 15 is_stmt 0 view .LVU60
 174 0086 76EE036A 		vadd.f32	s13, s12, s6
 175              	.LVL21:
 173:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 174:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 176              		.loc 1 174 7 is_stmt 1 view .LVU61
 177              		.loc 1 174 15 is_stmt 0 view .LVU62
 178 008a 75EEA32A 		vadd.f32	s5, s11, s7
 179              	.LVL22:
 175:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 176:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 177:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia2 = ia1 + ia1;
 180              		.loc 1 177 7 is_stmt 1 view .LVU63
 178:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co2 = pCoef[ia2 * 2U];
 181              		.loc 1 178 7 view .LVU64
 182              		.loc 1 178 18 is_stmt 0 view .LVU65
 183 008e 4FEA0A1E 		lsl	lr, r10, #4
 184 0092 01EB0A13 		add	r3, r1, r10, lsl #4
 185              		.loc 1 178 11 view .LVU66
 186 0096 93ED005A 		vldr.32	s10, [r3]
 187              	.LVL23:
 179:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 188              		.loc 1 179 7 is_stmt 1 view .LVU67
 189              		.loc 1 179 18 is_stmt 0 view .LVU68
 190 009a 0EF1040E 		add	lr, lr, #4
 191 009e 8E44     		add	lr, lr, r1
 192              		.loc 1 179 11 view .LVU69
 193 00a0 9EED004A 		vldr.32	s8, [lr]
 194              	.LVL24:
 180:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 181:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 182:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 195              		.loc 1 182 7 is_stmt 1 view .LVU70
 196              		.loc 1 182 16 is_stmt 0 view .LVU71
 197 00a4 77EEC17A 		vsub.f32	s15, s15, s2
 198              	.LVL25:
 183:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb - xd */
 184:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 199              		.loc 1 184 7 is_stmt 1 view .LVU72
 200              		.loc 1 184 16 is_stmt 0 view .LVU73
 201 00a8 37EE617A 		vsub.f32	s14, s14, s3
 202              	.LVL26:
 185:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 186:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 203              		.loc 1 186 7 is_stmt 1 view .LVU74
 204              		.loc 1 186 16 is_stmt 0 view .LVU75
 205 00ac 36EE436A 		vsub.f32	s12, s12, s6
 206              	.LVL27:
 187:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb - yd */
 188:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 207              		.loc 1 188 7 is_stmt 1 view .LVU76
 208              		.loc 1 188 16 is_stmt 0 view .LVU77
 209 00b0 75EEE35A 		vsub.f32	s11, s11, s7
 210              	.LVL28:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 8


 189:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 190:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
 191:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0)] = Xaplusc + Xbplusd;
 211              		.loc 1 191 7 is_stmt 1 view .LVU78
 212              		.loc 1 191 33 is_stmt 0 view .LVU79
 213 00b4 74EE823A 		vadd.f32	s7, s9, s4
 214              	.LVL29:
 215              		.loc 1 191 23 view .LVU80
 216 00b8 C9ED003A 		vstr.32	s7, [r9]
 217              	.LVL30:
 192:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
 193:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
 218              		.loc 1 193 7 is_stmt 1 view .LVU81
 219              		.loc 1 193 38 is_stmt 0 view .LVU82
 220 00bc 76EEA23A 		vadd.f32	s7, s13, s5
 221              		.loc 1 193 28 view .LVU83
 222 00c0 C6ED003A 		vstr.32	s7, [r6]
 223              	.LVL31:
 194:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 195:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) + (yb - yd) */
 196:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12C_out = (Xaminusc + Ybminusd);
 224              		.loc 1 196 7 is_stmt 1 view .LVU84
 225              		.loc 1 196 17 is_stmt 0 view .LVU85
 226 00c4 77EEA53A 		vadd.f32	s7, s15, s11
 227              	.LVL32:
 197:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb - xd) */
 198:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12C_out = (Yaminusc - Xbminusd);
 228              		.loc 1 198 7 is_stmt 1 view .LVU86
 229              		.loc 1 198 17 is_stmt 0 view .LVU87
 230 00c8 36EE473A 		vsub.f32	s6, s12, s14
 231              	.LVL33:
 199:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa + xc) - (xb + xd) */
 200:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12C_out = (Xaplusc - Xbplusd);
 232              		.loc 1 200 7 is_stmt 1 view .LVU88
 233              		.loc 1 200 17 is_stmt 0 view .LVU89
 234 00cc 74EEC24A 		vsub.f32	s9, s9, s4
 235              	.LVL34:
 201:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya + yc) - (yb + yd) */
 202:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12C_out = (Yaplusc - Ybplusd);
 236              		.loc 1 202 7 is_stmt 1 view .LVU90
 237              		.loc 1 202 17 is_stmt 0 view .LVU91
 238 00d0 76EEE26A 		vsub.f32	s13, s13, s5
 239              	.LVL35:
 203:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) - (yb - yd) */
 204:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12C_out = (Xaminusc - Ybminusd);
 240              		.loc 1 204 7 is_stmt 1 view .LVU92
 241              		.loc 1 204 17 is_stmt 0 view .LVU93
 242 00d4 77EEE57A 		vsub.f32	s15, s15, s11
 243              	.LVL36:
 205:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb - xd) */
 206:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12C_out = (Xbminusd + Yaminusc);
 244              		.loc 1 206 7 is_stmt 1 view .LVU94
 245              		.loc 1 206 17 is_stmt 0 view .LVU95
 246 00d8 37EE067A 		vadd.f32	s14, s14, s12
 247              	.LVL37:
 207:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 208:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co1 = pCoef[ia1 * 2U];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 9


 248              		.loc 1 208 7 is_stmt 1 view .LVU96
 249              		.loc 1 208 18 is_stmt 0 view .LVU97
 250 00dc 4FEACA06 		lsl	r6, r10, #3
 251 00e0 01EBCA0E 		add	lr, r1, r10, lsl #3
 252              		.loc 1 208 11 view .LVU98
 253 00e4 DEED005A 		vldr.32	s11, [lr]
 254              	.LVL38:
 209:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 255              		.loc 1 209 7 is_stmt 1 view .LVU99
 256              		.loc 1 209 18 is_stmt 0 view .LVU100
 257 00e8 0436     		adds	r6, r6, #4
 258 00ea 0E44     		add	r6, r6, r1
 259              		.loc 1 209 11 view .LVU101
 260 00ec D6ED000A 		vldr.32	s1, [r6]
 261              	.LVL39:
 210:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 211:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 212:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia3 = ia2 + ia1;
 262              		.loc 1 212 7 is_stmt 1 view .LVU102
 213:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co3 = pCoef[ia3 * 2U];
 263              		.loc 1 213 7 view .LVU103
 264              		.loc 1 213 18 is_stmt 0 view .LVU104
 265 00f0 0AEB4A0E 		add	lr, r10, r10, lsl #1
 266 00f4 4FEACE06 		lsl	r6, lr, #3
 267 00f8 01EBCE0E 		add	lr, r1, lr, lsl #3
 268              		.loc 1 213 11 view .LVU105
 269 00fc 9EED006A 		vldr.32	s12, [lr]
 270              	.LVL40:
 214:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 271              		.loc 1 214 7 is_stmt 1 view .LVU106
 272              		.loc 1 214 18 is_stmt 0 view .LVU107
 273 0100 0436     		adds	r6, r6, #4
 274 0102 0E44     		add	r6, r6, r1
 275              		.loc 1 214 11 view .LVU108
 276 0104 96ED001A 		vldr.32	s2, [r6]
 277              	.LVL41:
 215:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 216:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out = Xb12C_out * co1;
 278              		.loc 1 216 7 is_stmt 1 view .LVU109
 279              		.loc 1 216 16 is_stmt 0 view .LVU110
 280 0108 23EEA52A 		vmul.f32	s4, s7, s11
 281              	.LVL42:
 217:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out = Yb12C_out * co1;
 282              		.loc 1 217 7 is_stmt 1 view .LVU111
 283              		.loc 1 217 16 is_stmt 0 view .LVU112
 284 010c 63EE255A 		vmul.f32	s11, s6, s11
 285              	.LVL43:
 218:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out = Xc12C_out * co2;
 286              		.loc 1 218 7 is_stmt 1 view .LVU113
 287              		.loc 1 218 16 is_stmt 0 view .LVU114
 288 0110 65EE241A 		vmul.f32	s3, s10, s9
 289              	.LVL44:
 219:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out = Yc12C_out * co2;
 290              		.loc 1 219 7 is_stmt 1 view .LVU115
 291              		.loc 1 219 16 is_stmt 0 view .LVU116
 292 0114 25EE265A 		vmul.f32	s10, s10, s13
 293              	.LVL45:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 10


 220:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out = Xd12C_out * co3;
 294              		.loc 1 220 7 is_stmt 1 view .LVU117
 295              		.loc 1 220 16 is_stmt 0 view .LVU118
 296 0118 67EE862A 		vmul.f32	s5, s15, s12
 297              	.LVL46:
 221:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out = Yd12C_out * co3;
 298              		.loc 1 221 7 is_stmt 1 view .LVU119
 299              		.loc 1 221 16 is_stmt 0 view .LVU120
 300 011c 27EE066A 		vmul.f32	s12, s14, s12
 301              	.LVL47:
 222:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 223:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 224:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xb12_out -= Yb12C_out * si1;
 225:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p0 = Yb12C_out * si1;
 302              		.loc 1 225 7 is_stmt 1 view .LVU121
 303              		.loc 1 225 10 is_stmt 0 view .LVU122
 304 0120 23EE203A 		vmul.f32	s6, s6, s1
 305              	.LVL48:
 226:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 227:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yb12_out += Xb12C_out * si1;
 228:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p1 = Xb12C_out * si1;
 306              		.loc 1 228 7 is_stmt 1 view .LVU123
 307              		.loc 1 228 10 is_stmt 0 view .LVU124
 308 0124 63EEA03A 		vmul.f32	s7, s7, s1
 309              	.LVL49:
 229:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 230:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xc12_out -= Yc12C_out * si2;
 231:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p2 = Yc12C_out * si2;
 310              		.loc 1 231 7 is_stmt 1 view .LVU125
 311              		.loc 1 231 10 is_stmt 0 view .LVU126
 312 0128 64EE266A 		vmul.f32	s13, s8, s13
 313              	.LVL50:
 232:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 233:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yc12_out += Xc12C_out * si2;
 234:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p3 = Xc12C_out * si2;
 314              		.loc 1 234 7 is_stmt 1 view .LVU127
 315              		.loc 1 234 10 is_stmt 0 view .LVU128
 316 012c 24EE244A 		vmul.f32	s8, s8, s9
 317              	.LVL51:
 235:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 236:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xd12_out -= Yd12C_out * si3;
 237:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p4 = Yd12C_out * si3;
 318              		.loc 1 237 7 is_stmt 1 view .LVU129
 319              		.loc 1 237 10 is_stmt 0 view .LVU130
 320 0130 27EE017A 		vmul.f32	s14, s14, s2
 321              	.LVL52:
 238:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 239:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yd12_out += Xd12C_out * si3;
 240:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p5 = Xd12C_out * si3;
 322              		.loc 1 240 7 is_stmt 1 view .LVU131
 323              		.loc 1 240 10 is_stmt 0 view .LVU132
 324 0134 67EE817A 		vmul.f32	s15, s15, s2
 325              	.LVL53:
 241:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 242:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out += p0;
 326              		.loc 1 242 7 is_stmt 1 view .LVU133
 327              		.loc 1 242 16 is_stmt 0 view .LVU134
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 11


 328 0138 72EE034A 		vadd.f32	s9, s4, s6
 329              	.LVL54:
 243:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out -= p1;
 330              		.loc 1 243 7 is_stmt 1 view .LVU135
 331              		.loc 1 243 16 is_stmt 0 view .LVU136
 332 013c 75EEE35A 		vsub.f32	s11, s11, s7
 333              	.LVL55:
 244:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out += p2;
 334              		.loc 1 244 7 is_stmt 1 view .LVU137
 335              		.loc 1 244 16 is_stmt 0 view .LVU138
 336 0140 71EEA63A 		vadd.f32	s7, s3, s13
 337              	.LVL56:
 245:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out -= p3;
 338              		.loc 1 245 7 is_stmt 1 view .LVU139
 339              		.loc 1 245 16 is_stmt 0 view .LVU140
 340 0144 75EE446A 		vsub.f32	s13, s10, s8
 341              	.LVL57:
 246:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out += p4;
 342              		.loc 1 246 7 is_stmt 1 view .LVU141
 343              		.loc 1 246 16 is_stmt 0 view .LVU142
 344 0148 32EE877A 		vadd.f32	s14, s5, s14
 345              	.LVL58:
 247:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out -= p5;
 346              		.loc 1 247 7 is_stmt 1 view .LVU143
 347              		.loc 1 247 16 is_stmt 0 view .LVU144
 348 014c 76EE677A 		vsub.f32	s15, s12, s15
 349              	.LVL59:
 248:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 249:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 250:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i1] = Xc12_out;
 350              		.loc 1 250 7 is_stmt 1 view .LVU145
 351              		.loc 1 250 21 is_stmt 0 view .LVU146
 352 0150 CCED003A 		vstr.32	s7, [ip]
 353              	.LVL60:
 251:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 252:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 253:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i1) + 1U] = Yc12_out;
 354              		.loc 1 253 7 is_stmt 1 view .LVU147
 355              		.loc 1 253 28 is_stmt 0 view .LVU148
 356 0154 C5ED006A 		vstr.32	s13, [r5]
 254:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 255:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 256:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i2] = Xb12_out;
 357              		.loc 1 256 7 is_stmt 1 view .LVU149
 358              		.loc 1 256 21 is_stmt 0 view .LVU150
 359 0158 C4ED004A 		vstr.32	s9, [r4]
 257:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 258:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 259:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i2) + 1U] = Yb12_out;
 360              		.loc 1 259 7 is_stmt 1 view .LVU151
 361              		.loc 1 259 28 is_stmt 0 view .LVU152
 362 015c C2ED005A 		vstr.32	s11, [r2]
 260:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 261:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 262:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i3] = Xd12_out;
 363              		.loc 1 262 7 is_stmt 1 view .LVU153
 364              		.loc 1 262 21 is_stmt 0 view .LVU154
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 12


 365 0160 87ED007A 		vstr.32	s14, [r7]
 263:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 264:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 265:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i3) + 1U] = Yd12_out;
 366              		.loc 1 265 7 is_stmt 1 view .LVU155
 367              		.loc 1 265 28 is_stmt 0 view .LVU156
 368 0164 009B     		ldr	r3, [sp]
 369 0166 C3ED007A 		vstr.32	s15, [r3]
 266:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 267:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Twiddle coefficients index modifier */
 268:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 += twidCoefModifier;
 370              		.loc 1 268 7 is_stmt 1 view .LVU157
 371              		.loc 1 268 11 is_stmt 0 view .LVU158
 372 016a 019B     		ldr	r3, [sp, #4]
 373 016c 9A44     		add	r10, r10, r3
 374              	.LVL61:
 269:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 270:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Updating input index */
 271:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i0++;
 375              		.loc 1 271 7 is_stmt 1 view .LVU159
 376              		.loc 1 271 9 is_stmt 0 view .LVU160
 377 016e 08F10108 		add	r8, r8, #1
 378              	.LVL62:
 272:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 273:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 274:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    while (--j);
 379              		.loc 1 274 11 is_stmt 1 discriminator 1 view .LVU161
 380              		.loc 1 274 11 is_stmt 0 discriminator 1 view .LVU162
 381 0172 039B     		ldr	r3, [sp, #12]
 382 0174 013B     		subs	r3, r3, #1
 383              	.LVL63:
 384              		.loc 1 274 11 discriminator 1 view .LVU163
 385 0176 0393     		str	r3, [sp, #12]
 386 0178 7FF454AF 		bne	.L2
 275:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 276:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    twidCoefModifier <<= 2U;
 387              		.loc 1 276 21 view .LVU164
 388 017c D946     		mov	r9, fp
 389 017e DDF808B0 		ldr	fp, [sp, #8]
 390              	.LVL64:
 391              		.loc 1 276 4 is_stmt 1 view .LVU165
 392              		.loc 1 276 21 is_stmt 0 view .LVU166
 393 0182 019B     		ldr	r3, [sp, #4]
 394              	.LVL65:
 395              		.loc 1 276 21 view .LVU167
 396 0184 9B00     		lsls	r3, r3, #2
 397 0186 9DB2     		uxth	r5, r3
 398              	.LVL66:
 277:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 278:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of second stage to excluding last stage */
 279:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen >> 2U; k > 4U; k >>= 2U)
 399              		.loc 1 279 4 is_stmt 1 view .LVU168
 400              		.loc 1 279 20 is_stmt 0 view .LVU169
 401 0188 4FEA9B03 		lsr	r3, fp, #2
 402              	.LVL67:
 403              		.loc 1 279 11 view .LVU170
 404 018c 1A46     		mov	r2, r3
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 13


 405 018e 0593     		str	r3, [sp, #20]
 406 0190 0F46     		mov	r7, r1
 407              		.loc 1 279 4 view .LVU171
 408 0192 BEE0     		b	.L3
 409              	.LVL68:
 410              	.L6:
 280:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 281:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the first stage */
 282:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 411              		.loc 1 282 7 is_stmt 1 view .LVU172
 283:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2U;
 412              		.loc 1 283 7 view .LVU173
 413              		.loc 1 283 10 is_stmt 0 view .LVU174
 414 0194 4FEA990E 		lsr	lr, r9, #2
 415              	.LVL69:
 284:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 416              		.loc 1 284 7 is_stmt 1 view .LVU175
 285:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 286:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Calculation of first stage */
 287:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 417              		.loc 1 287 7 view .LVU176
 418              		.loc 1 287 9 is_stmt 0 view .LVU177
 419 0198 DDF80C80 		ldr	r8, [sp, #12]
 420 019c 4146     		mov	r1, r8
 284:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 421              		.loc 1 284 11 view .LVU178
 422 019e 0295     		str	r5, [sp, #8]
 423 01a0 0492     		str	r2, [sp, #16]
 424              	.LVL70:
 425              	.L5:
 288:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 426              		.loc 1 288 7 is_stmt 1 view .LVU179
 289:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 290:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 291:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 427              		.loc 1 291 10 view .LVU180
 292:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 428              		.loc 1 292 10 view .LVU181
 429              		.loc 1 292 14 is_stmt 0 view .LVU182
 430 01a2 08EB4802 		add	r2, r8, r8, lsl #1
 431              	.LVL71:
 293:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2U];
 432              		.loc 1 293 10 is_stmt 1 view .LVU183
 433              		.loc 1 293 21 is_stmt 0 view .LVU184
 434 01a6 4FEAC803 		lsl	r3, r8, #3
 435 01aa 07EBC80A 		add	r10, r7, r8, lsl #3
 436              		.loc 1 293 14 view .LVU185
 437 01ae 9AED000A 		vldr.32	s0, [r10]
 438              	.LVL72:
 294:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2U) + 1U];
 439              		.loc 1 294 10 is_stmt 1 view .LVU186
 440              		.loc 1 294 21 is_stmt 0 view .LVU187
 441 01b2 0433     		adds	r3, r3, #4
 442 01b4 3B44     		add	r3, r3, r7
 443              		.loc 1 294 14 view .LVU188
 444 01b6 D3ED000A 		vldr.32	s1, [r3]
 445              	.LVL73:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 14


 295:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2U];
 446              		.loc 1 295 10 is_stmt 1 view .LVU189
 447              		.loc 1 295 21 is_stmt 0 view .LVU190
 448 01ba 4FEA0813 		lsl	r3, r8, #4
 449 01be 07EB081A 		add	r10, r7, r8, lsl #4
 450              		.loc 1 295 14 view .LVU191
 451 01c2 9AED001A 		vldr.32	s2, [r10]
 452              	.LVL74:
 296:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2U) + 1U];
 453              		.loc 1 296 10 is_stmt 1 view .LVU192
 454              		.loc 1 296 21 is_stmt 0 view .LVU193
 455 01c6 0433     		adds	r3, r3, #4
 456 01c8 3B44     		add	r3, r3, r7
 457              		.loc 1 296 14 view .LVU194
 458 01ca D3ED001A 		vldr.32	s3, [r3]
 459              	.LVL75:
 297:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2U];
 460              		.loc 1 297 10 is_stmt 1 view .LVU195
 461              		.loc 1 297 21 is_stmt 0 view .LVU196
 462 01ce D300     		lsls	r3, r2, #3
 463 01d0 07EBC202 		add	r2, r7, r2, lsl #3
 464              	.LVL76:
 465              		.loc 1 297 14 view .LVU197
 466 01d4 92ED002A 		vldr.32	s4, [r2]
 467              	.LVL77:
 298:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2U) + 1U];
 468              		.loc 1 298 10 is_stmt 1 view .LVU198
 469              		.loc 1 298 21 is_stmt 0 view .LVU199
 470 01d8 0433     		adds	r3, r3, #4
 471 01da 3B44     		add	r3, r3, r7
 472              		.loc 1 298 14 view .LVU200
 473 01dc D3ED002A 		vldr.32	s5, [r3]
 474              	.LVL78:
 299:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 300:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 301:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 += twidCoefModifier;
 475              		.loc 1 301 10 is_stmt 1 view .LVU201
 476              		.loc 1 301 14 is_stmt 0 view .LVU202
 477 01e0 029B     		ldr	r3, [sp, #8]
 478 01e2 9844     		add	r8, r8, r3
 479              	.LVL79:
 302:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 303:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 480              		.loc 1 303 10 is_stmt 1 view .LVU203
 481              		.loc 1 303 13 is_stmt 0 view .LVU204
 482 01e4 0B46     		mov	r3, r1
 483 01e6 CDF80080 		str	r8, [sp]
 484 01ea 0191     		str	r1, [sp, #4]
 485              	.LVL80:
 486              	.L4:
 304:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          do
 487              		.loc 1 304 10 is_stmt 1 view .LVU205
 305:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          {
 306:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
 307:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 308:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 488              		.loc 1 308 13 view .LVU206
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 15


 489              		.loc 1 308 16 is_stmt 0 view .LVU207
 490 01ec 03EB0E08 		add	r8, r3, lr
 491              	.LVL81:
 309:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 492              		.loc 1 309 13 is_stmt 1 view .LVU208
 493              		.loc 1 309 16 is_stmt 0 view .LVU209
 494 01f0 03EB4E04 		add	r4, r3, lr, lsl #1
 495              	.LVL82:
 310:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 496              		.loc 1 310 13 is_stmt 1 view .LVU210
 497              		.loc 1 310 16 is_stmt 0 view .LVU211
 498 01f4 0EEB040C 		add	ip, lr, r4
 499              	.LVL83:
 311:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 312:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xaIn = pSrc[(2U * i0)];
 500              		.loc 1 312 13 is_stmt 1 view .LVU212
 501              		.loc 1 312 24 is_stmt 0 view .LVU213
 502 01f8 DE00     		lsls	r6, r3, #3
 503 01fa 00EBC30A 		add	r10, r0, r3, lsl #3
 504              		.loc 1 312 18 view .LVU214
 505 01fe 9AED006A 		vldr.32	s12, [r10]
 506              	.LVL84:
 313:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             yaIn = pSrc[(2U * i0) + 1U];
 507              		.loc 1 313 13 is_stmt 1 view .LVU215
 508              		.loc 1 313 24 is_stmt 0 view .LVU216
 509 0202 0436     		adds	r6, r6, #4
 510 0204 0644     		add	r6, r6, r0
 511              		.loc 1 313 18 view .LVU217
 512 0206 D6ED006A 		vldr.32	s13, [r6]
 513              	.LVL85:
 314:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 315:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xbIn = pSrc[(2U * i1)];
 514              		.loc 1 315 13 is_stmt 1 view .LVU218
 515              		.loc 1 315 24 is_stmt 0 view .LVU219
 516 020a 4FEAC805 		lsl	r5, r8, #3
 517 020e 00EBC808 		add	r8, r0, r8, lsl #3
 518              	.LVL86:
 519              		.loc 1 315 18 view .LVU220
 520 0212 98ED005A 		vldr.32	s10, [r8]
 521              	.LVL87:
 316:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ybIn = pSrc[(2U * i1) + 1U];
 522              		.loc 1 316 13 is_stmt 1 view .LVU221
 523              		.loc 1 316 24 is_stmt 0 view .LVU222
 524 0216 0435     		adds	r5, r5, #4
 525 0218 0544     		add	r5, r5, r0
 526              		.loc 1 316 18 view .LVU223
 527 021a D5ED005A 		vldr.32	s11, [r5]
 528              	.LVL88:
 317:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 318:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xcIn = pSrc[(2U * i2)];
 529              		.loc 1 318 13 is_stmt 1 view .LVU224
 530              		.loc 1 318 24 is_stmt 0 view .LVU225
 531 021e E100     		lsls	r1, r4, #3
 532 0220 00EBC404 		add	r4, r0, r4, lsl #3
 533              	.LVL89:
 534              		.loc 1 318 18 view .LVU226
 535 0224 94ED003A 		vldr.32	s6, [r4]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 16


 536              	.LVL90:
 319:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ycIn = pSrc[(2U * i2) + 1U];
 537              		.loc 1 319 13 is_stmt 1 view .LVU227
 538              		.loc 1 319 24 is_stmt 0 view .LVU228
 539 0228 0431     		adds	r1, r1, #4
 540 022a 0144     		add	r1, r1, r0
 541              		.loc 1 319 18 view .LVU229
 542 022c 91ED004A 		vldr.32	s8, [r1]
 543              	.LVL91:
 320:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 321:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xdIn = pSrc[(2U * i3)];
 544              		.loc 1 321 13 is_stmt 1 view .LVU230
 545              		.loc 1 321 24 is_stmt 0 view .LVU231
 546 0230 4FEACC02 		lsl	r2, ip, #3
 547 0234 00EBCC0C 		add	ip, r0, ip, lsl #3
 548              	.LVL92:
 549              		.loc 1 321 18 view .LVU232
 550 0238 DCED003A 		vldr.32	s7, [ip]
 551              	.LVL93:
 322:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ydIn = pSrc[(2U * i3) + 1U];
 552              		.loc 1 322 13 is_stmt 1 view .LVU233
 553              		.loc 1 322 24 is_stmt 0 view .LVU234
 554 023c 0432     		adds	r2, r2, #4
 555 023e 0244     		add	r2, r2, r0
 556              		.loc 1 322 18 view .LVU235
 557 0240 D2ED004A 		vldr.32	s9, [r2]
 558              	.LVL94:
 323:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 324:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
 325:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaminusc = xaIn - xcIn;
 559              		.loc 1 325 13 is_stmt 1 view .LVU236
 560              		.loc 1 325 22 is_stmt 0 view .LVU237
 561 0244 76EE437A 		vsub.f32	s15, s12, s6
 562              	.LVL95:
 326:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
 327:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbminusd = xbIn - xdIn;
 563              		.loc 1 327 13 is_stmt 1 view .LVU238
 564              		.loc 1 327 22 is_stmt 0 view .LVU239
 565 0248 35EE637A 		vsub.f32	s14, s10, s7
 566              	.LVL96:
 328:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
 329:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaminusc = yaIn - ycIn;
 567              		.loc 1 329 13 is_stmt 1 view .LVU240
 568              		.loc 1 329 22 is_stmt 0 view .LVU241
 569 024c 36EEC48A 		vsub.f32	s16, s13, s8
 570              	.LVL97:
 330:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
 331:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybminusd = ybIn - ydIn;
 571              		.loc 1 331 13 is_stmt 1 view .LVU242
 572              		.loc 1 331 22 is_stmt 0 view .LVU243
 573 0250 75EEE48A 		vsub.f32	s17, s11, s9
 574              	.LVL98:
 332:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 333:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
 334:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaplusc = xaIn + xcIn;
 575              		.loc 1 334 13 is_stmt 1 view .LVU244
 576              		.loc 1 334 21 is_stmt 0 view .LVU245
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 17


 577 0254 36EE036A 		vadd.f32	s12, s12, s6
 578              	.LVL99:
 335:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
 336:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbplusd = xbIn + xdIn;
 579              		.loc 1 336 13 is_stmt 1 view .LVU246
 580              		.loc 1 336 21 is_stmt 0 view .LVU247
 581 0258 35EE235A 		vadd.f32	s10, s10, s7
 582              	.LVL100:
 337:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
 338:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaplusc = yaIn + ycIn;
 583              		.loc 1 338 13 is_stmt 1 view .LVU248
 584              		.loc 1 338 21 is_stmt 0 view .LVU249
 585 025c 76EE846A 		vadd.f32	s13, s13, s8
 586              	.LVL101:
 339:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
 340:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybplusd = ybIn + ydIn;
 587              		.loc 1 340 13 is_stmt 1 view .LVU250
 588              		.loc 1 340 21 is_stmt 0 view .LVU251
 589 0260 75EEA45A 		vadd.f32	s11, s11, s9
 590              	.LVL102:
 341:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 342:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
 343:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12C_out = (Xaminusc + Ybminusd);
 591              		.loc 1 343 13 is_stmt 1 view .LVU252
 592              		.loc 1 343 23 is_stmt 0 view .LVU253
 593 0264 77EEA83A 		vadd.f32	s7, s15, s17
 594              	.LVL103:
 344:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
 345:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12C_out = (Yaminusc - Xbminusd);
 595              		.loc 1 345 13 is_stmt 1 view .LVU254
 596              		.loc 1 345 23 is_stmt 0 view .LVU255
 597 0268 38EE473A 		vsub.f32	s6, s16, s14
 598              	.LVL104:
 346:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
 347:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12C_out = (Xaplusc - Xbplusd);
 599              		.loc 1 347 13 is_stmt 1 view .LVU256
 600              		.loc 1 347 23 is_stmt 0 view .LVU257
 601 026c 76EE454A 		vsub.f32	s9, s12, s10
 602              	.LVL105:
 348:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
 349:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12C_out = (Yaplusc - Ybplusd);
 603              		.loc 1 349 13 is_stmt 1 view .LVU258
 604              		.loc 1 349 23 is_stmt 0 view .LVU259
 605 0270 36EEE54A 		vsub.f32	s8, s13, s11
 606              	.LVL106:
 350:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
 351:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12C_out = (Xaminusc - Ybminusd);
 607              		.loc 1 351 13 is_stmt 1 view .LVU260
 608              		.loc 1 351 23 is_stmt 0 view .LVU261
 609 0274 77EEE87A 		vsub.f32	s15, s15, s17
 610              	.LVL107:
 352:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
 353:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12C_out = (Xbminusd + Yaminusc);
 611              		.loc 1 353 13 is_stmt 1 view .LVU262
 612              		.loc 1 353 23 is_stmt 0 view .LVU263
 613 0278 37EE087A 		vadd.f32	s14, s14, s16
 614              	.LVL108:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 18


 354:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 355:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0)] = Xaplusc + Xbplusd;
 615              		.loc 1 355 13 is_stmt 1 view .LVU264
 616              		.loc 1 355 39 is_stmt 0 view .LVU265
 617 027c 36EE056A 		vadd.f32	s12, s12, s10
 618              	.LVL109:
 619              		.loc 1 355 29 view .LVU266
 620 0280 8AED006A 		vstr.32	s12, [r10]
 621              	.LVL110:
 356:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
 622              		.loc 1 356 13 is_stmt 1 view .LVU267
 623              		.loc 1 356 44 is_stmt 0 view .LVU268
 624 0284 76EEA56A 		vadd.f32	s13, s13, s11
 625              	.LVL111:
 626              		.loc 1 356 34 view .LVU269
 627 0288 C6ED006A 		vstr.32	s13, [r6]
 628              	.LVL112:
 357:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 358:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out = Xb12C_out * co1;
 629              		.loc 1 358 13 is_stmt 1 view .LVU270
 630              		.loc 1 358 22 is_stmt 0 view .LVU271
 631 028c 20EE235A 		vmul.f32	s10, s0, s7
 632              	.LVL113:
 359:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out = Yb12C_out * co1;
 633              		.loc 1 359 13 is_stmt 1 view .LVU272
 634              		.loc 1 359 22 is_stmt 0 view .LVU273
 635 0290 60EE035A 		vmul.f32	s11, s0, s6
 636              	.LVL114:
 360:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out = Xc12C_out * co2;
 637              		.loc 1 360 13 is_stmt 1 view .LVU274
 638              		.loc 1 360 22 is_stmt 0 view .LVU275
 639 0294 61EE248A 		vmul.f32	s17, s2, s9
 640              	.LVL115:
 361:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out = Yc12C_out * co2;
 641              		.loc 1 361 13 is_stmt 1 view .LVU276
 642              		.loc 1 361 22 is_stmt 0 view .LVU277
 643 0298 21EE048A 		vmul.f32	s16, s2, s8
 644              	.LVL116:
 362:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out = Xd12C_out * co3;
 645              		.loc 1 362 13 is_stmt 1 view .LVU278
 646              		.loc 1 362 22 is_stmt 0 view .LVU279
 647 029c 22EE276A 		vmul.f32	s12, s4, s15
 648              	.LVL117:
 363:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out = Yd12C_out * co3;
 649              		.loc 1 363 13 is_stmt 1 view .LVU280
 650              		.loc 1 363 22 is_stmt 0 view .LVU281
 651 02a0 62EE076A 		vmul.f32	s13, s4, s14
 652              	.LVL118:
 364:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 365:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 366:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xb12_out -= Yb12C_out * si1;
 367:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p0 = Yb12C_out * si1;
 653              		.loc 1 367 13 is_stmt 1 view .LVU282
 654              		.loc 1 367 16 is_stmt 0 view .LVU283
 655 02a4 20EE833A 		vmul.f32	s6, s1, s6
 656              	.LVL119:
 368:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 19


 369:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yb12_out += Xb12C_out * si1;
 370:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p1 = Xb12C_out * si1;
 657              		.loc 1 370 13 is_stmt 1 view .LVU284
 658              		.loc 1 370 16 is_stmt 0 view .LVU285
 659 02a8 60EEA33A 		vmul.f32	s7, s1, s7
 660              	.LVL120:
 371:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 372:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xc12_out -= Yc12C_out * si2;
 373:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p2 = Yc12C_out * si2;
 661              		.loc 1 373 13 is_stmt 1 view .LVU286
 662              		.loc 1 373 16 is_stmt 0 view .LVU287
 663 02ac 21EE844A 		vmul.f32	s8, s3, s8
 664              	.LVL121:
 374:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 375:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yc12_out += Xc12C_out * si2;
 376:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p3 = Xc12C_out * si2;
 665              		.loc 1 376 13 is_stmt 1 view .LVU288
 666              		.loc 1 376 16 is_stmt 0 view .LVU289
 667 02b0 61EEA44A 		vmul.f32	s9, s3, s9
 668              	.LVL122:
 377:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 378:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xd12_out -= Yd12C_out * si3;
 379:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p4 = Yd12C_out * si3;
 669              		.loc 1 379 13 is_stmt 1 view .LVU290
 670              		.loc 1 379 16 is_stmt 0 view .LVU291
 671 02b4 22EE877A 		vmul.f32	s14, s5, s14
 672              	.LVL123:
 380:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 381:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yd12_out += Xd12C_out * si3;
 382:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p5 = Xd12C_out * si3;
 673              		.loc 1 382 13 is_stmt 1 view .LVU292
 674              		.loc 1 382 16 is_stmt 0 view .LVU293
 675 02b8 62EEA77A 		vmul.f32	s15, s5, s15
 676              	.LVL124:
 383:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 384:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out += p0;
 677              		.loc 1 384 13 is_stmt 1 view .LVU294
 678              		.loc 1 384 22 is_stmt 0 view .LVU295
 679 02bc 35EE035A 		vadd.f32	s10, s10, s6
 680              	.LVL125:
 385:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out -= p1;
 681              		.loc 1 385 13 is_stmt 1 view .LVU296
 682              		.loc 1 385 22 is_stmt 0 view .LVU297
 683 02c0 75EEE35A 		vsub.f32	s11, s11, s7
 684              	.LVL126:
 386:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out += p2;
 685              		.loc 1 386 13 is_stmt 1 view .LVU298
 686              		.loc 1 386 22 is_stmt 0 view .LVU299
 687 02c4 38EE844A 		vadd.f32	s8, s17, s8
 688              	.LVL127:
 387:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out -= p3;
 689              		.loc 1 387 13 is_stmt 1 view .LVU300
 690              		.loc 1 387 22 is_stmt 0 view .LVU301
 691 02c8 78EE644A 		vsub.f32	s9, s16, s9
 692              	.LVL128:
 388:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out += p4;
 693              		.loc 1 388 13 is_stmt 1 view .LVU302
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 20


 694              		.loc 1 388 22 is_stmt 0 view .LVU303
 695 02cc 36EE077A 		vadd.f32	s14, s12, s14
 696              	.LVL129:
 389:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out -= p5;
 697              		.loc 1 389 13 is_stmt 1 view .LVU304
 698              		.loc 1 389 22 is_stmt 0 view .LVU305
 699 02d0 76EEE77A 		vsub.f32	s15, s13, s15
 700              	.LVL130:
 390:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 391:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 392:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i1] = Xc12_out;
 701              		.loc 1 392 13 is_stmt 1 view .LVU306
 702              		.loc 1 392 27 is_stmt 0 view .LVU307
 703 02d4 88ED004A 		vstr.32	s8, [r8]
 393:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 394:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 395:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i1) + 1U] = Yc12_out;
 704              		.loc 1 395 13 is_stmt 1 view .LVU308
 705              		.loc 1 395 34 is_stmt 0 view .LVU309
 706 02d8 C5ED004A 		vstr.32	s9, [r5]
 396:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 397:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 398:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i2] = Xb12_out;
 707              		.loc 1 398 13 is_stmt 1 view .LVU310
 708              		.loc 1 398 27 is_stmt 0 view .LVU311
 709 02dc 84ED005A 		vstr.32	s10, [r4]
 399:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 400:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 401:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i2) + 1U] = Yb12_out;
 710              		.loc 1 401 13 is_stmt 1 view .LVU312
 711              		.loc 1 401 34 is_stmt 0 view .LVU313
 712 02e0 C1ED005A 		vstr.32	s11, [r1]
 402:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 403:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 404:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i3] = Xd12_out;
 713              		.loc 1 404 13 is_stmt 1 view .LVU314
 714              		.loc 1 404 27 is_stmt 0 view .LVU315
 715 02e4 8CED007A 		vstr.32	s14, [ip]
 405:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 406:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 407:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i3) + 1U] = Yd12_out;
 716              		.loc 1 407 13 is_stmt 1 view .LVU316
 717              		.loc 1 407 34 is_stmt 0 view .LVU317
 718 02e8 C2ED007A 		vstr.32	s15, [r2]
 408:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 409:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 719              		.loc 1 409 13 is_stmt 1 view .LVU318
 720              		.loc 1 409 16 is_stmt 0 view .LVU319
 721 02ec 4B44     		add	r3, r3, r9
 722              	.LVL131:
 410:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          } while (i0 < fftLen);
 723              		.loc 1 410 22 is_stmt 1 discriminator 1 view .LVU320
 724 02ee 9B45     		cmp	fp, r3
 725 02f0 3FF67CAF 		bhi	.L4
 411:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 726              		.loc 1 411 11 is_stmt 0 view .LVU321
 727 02f4 DDF80080 		ldr	r8, [sp]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 21


 728 02f8 0199     		ldr	r1, [sp, #4]
 729              		.loc 1 411 10 is_stmt 1 view .LVU322
 730              		.loc 1 411 11 is_stmt 0 view .LVU323
 731 02fa 0131     		adds	r1, r1, #1
 732              	.LVL132:
 412:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       } while (j <= (n2 - 1U));
 733              		.loc 1 412 18 is_stmt 1 view .LVU324
 734              		.loc 1 412 25 is_stmt 0 view .LVU325
 735 02fc 0EF1FF33 		add	r3, lr, #-1
 736              	.LVL133:
 737              		.loc 1 412 18 view .LVU326
 738 0300 8B42     		cmp	r3, r1
 739 0302 BFF44EAF 		bcs	.L5
 413:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2U;
 740              		.loc 1 413 24 view .LVU327
 741 0306 029D     		ldr	r5, [sp, #8]
 742 0308 049A     		ldr	r2, [sp, #16]
 743              		.loc 1 413 7 is_stmt 1 view .LVU328
 744              		.loc 1 413 24 is_stmt 0 view .LVU329
 745 030a AB00     		lsls	r3, r5, #2
 746 030c 9DB2     		uxth	r5, r3
 747              	.LVL134:
 279:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 748              		.loc 1 279 37 is_stmt 1 discriminator 2 view .LVU330
 749 030e 9208     		lsrs	r2, r2, #2
 750              	.LVL135:
 283:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 751              		.loc 1 283 10 is_stmt 0 view .LVU331
 752 0310 F146     		mov	r9, lr
 753              	.LVL136:
 754              	.L3:
 279:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 755              		.loc 1 279 29 is_stmt 1 discriminator 1 view .LVU332
 756 0312 042A     		cmp	r2, #4
 757 0314 3FF63EAF 		bhi	.L6
 279:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 758              		.loc 1 279 29 is_stmt 0 discriminator 1 view .LVU333
 759 0318 059B     		ldr	r3, [sp, #20]
 760              	.LVL137:
 761              	.L7:
 414:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 415:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 416:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    j = fftLen >> 2;
 417:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ptr1 = &pSrc[0];
 418:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 419:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculations of last stage */
 420:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 762              		.loc 1 420 4 is_stmt 1 view .LVU334
 421:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 422:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = ptr1[0];
 763              		.loc 1 422 7 view .LVU335
 764              		.loc 1 422 12 is_stmt 0 view .LVU336
 765 031a 90ED007A 		vldr.32	s14, [r0]
 766              	.LVL138:
 423:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = ptr1[1];
 767              		.loc 1 423 7 is_stmt 1 view .LVU337
 768              		.loc 1 423 12 is_stmt 0 view .LVU338
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 22


 769 031e D0ED017A 		vldr.32	s15, [r0, #4]
 770              	.LVL139:
 424:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = ptr1[2];
 771              		.loc 1 424 7 is_stmt 1 view .LVU339
 772              		.loc 1 424 12 is_stmt 0 view .LVU340
 773 0322 D0ED026A 		vldr.32	s13, [r0, #8]
 774              	.LVL140:
 425:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = ptr1[3];
 775              		.loc 1 425 7 is_stmt 1 view .LVU341
 776              		.loc 1 425 12 is_stmt 0 view .LVU342
 777 0326 90ED036A 		vldr.32	s12, [r0, #12]
 778              	.LVL141:
 426:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = ptr1[4];
 779              		.loc 1 426 7 is_stmt 1 view .LVU343
 780              		.loc 1 426 12 is_stmt 0 view .LVU344
 781 032a D0ED045A 		vldr.32	s11, [r0, #16]
 782              	.LVL142:
 427:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = ptr1[5];
 783              		.loc 1 427 7 is_stmt 1 view .LVU345
 784              		.loc 1 427 12 is_stmt 0 view .LVU346
 785 032e D0ED054A 		vldr.32	s9, [r0, #20]
 786              	.LVL143:
 428:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = ptr1[6];
 787              		.loc 1 428 7 is_stmt 1 view .LVU347
 788              		.loc 1 428 12 is_stmt 0 view .LVU348
 789 0332 90ED063A 		vldr.32	s6, [r0, #24]
 790              	.LVL144:
 429:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = ptr1[7];
 791              		.loc 1 429 7 is_stmt 1 view .LVU349
 792              		.loc 1 429 12 is_stmt 0 view .LVU350
 793 0336 D0ED073A 		vldr.32	s7, [r0, #28]
 794              	.LVL145:
 430:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 431:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 432:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 795              		.loc 1 432 7 is_stmt 1 view .LVU351
 796              		.loc 1 432 15 is_stmt 0 view .LVU352
 797 033a 37EE255A 		vadd.f32	s10, s14, s11
 798              	.LVL146:
 433:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 434:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 435:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 799              		.loc 1 435 7 is_stmt 1 view .LVU353
 800              		.loc 1 435 16 is_stmt 0 view .LVU354
 801 033e 37EE657A 		vsub.f32	s14, s14, s11
 802              	.LVL147:
 436:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 437:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 438:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 803              		.loc 1 438 7 is_stmt 1 view .LVU355
 804              		.loc 1 438 15 is_stmt 0 view .LVU356
 805 0342 77EEA45A 		vadd.f32	s11, s15, s9
 806              	.LVL148:
 439:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 440:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 441:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 807              		.loc 1 441 7 is_stmt 1 view .LVU357
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 23


 808              		.loc 1 441 16 is_stmt 0 view .LVU358
 809 0346 77EEE47A 		vsub.f32	s15, s15, s9
 810              	.LVL149:
 442:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 443:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 444:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 811              		.loc 1 444 7 is_stmt 1 view .LVU359
 812              		.loc 1 444 15 is_stmt 0 view .LVU360
 813 034a 36EE834A 		vadd.f32	s8, s13, s6
 814              	.LVL150:
 445:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 446:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 447:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 815              		.loc 1 447 7 is_stmt 1 view .LVU361
 816              		.loc 1 447 15 is_stmt 0 view .LVU362
 817 034e 76EE234A 		vadd.f32	s9, s12, s7
 818              	.LVL151:
 448:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 449:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xb-xd) */
 450:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 819              		.loc 1 450 7 is_stmt 1 view .LVU363
 820              		.loc 1 450 16 is_stmt 0 view .LVU364
 821 0352 76EEC36A 		vsub.f32	s13, s13, s6
 822              	.LVL152:
 451:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 452:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (yb-yd) */
 453:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 823              		.loc 1 453 7 is_stmt 1 view .LVU365
 824              		.loc 1 453 16 is_stmt 0 view .LVU366
 825 0356 36EE636A 		vsub.f32	s12, s12, s7
 826              	.LVL153:
 454:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 455:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
 456:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a0 = (Xaplusc + Xbplusd);
 827              		.loc 1 456 7 is_stmt 1 view .LVU367
 828              		.loc 1 456 10 is_stmt 0 view .LVU368
 829 035a 35EE043A 		vadd.f32	s6, s10, s8
 830              	.LVL154:
 457:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
 458:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a1 = (Yaplusc + Ybplusd);
 831              		.loc 1 458 7 is_stmt 1 view .LVU369
 832              		.loc 1 458 10 is_stmt 0 view .LVU370
 833 035e 75EEA43A 		vadd.f32	s7, s11, s9
 834              	.LVL155:
 459:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd) */
 460:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a2 = (Xaplusc - Xbplusd);
 835              		.loc 1 460 7 is_stmt 1 view .LVU371
 836              		.loc 1 460 10 is_stmt 0 view .LVU372
 837 0362 35EE445A 		vsub.f32	s10, s10, s8
 838              	.LVL156:
 461:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd) */
 462:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a3 = (Yaplusc - Ybplusd);
 839              		.loc 1 462 7 is_stmt 1 view .LVU373
 840              		.loc 1 462 10 is_stmt 0 view .LVU374
 841 0366 75EEE45A 		vsub.f32	s11, s11, s9
 842              	.LVL157:
 463:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd) */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 24


 464:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a4 = (Xaminusc + Ybminusd);
 843              		.loc 1 464 7 is_stmt 1 view .LVU375
 844              		.loc 1 464 10 is_stmt 0 view .LVU376
 845 036a 37EE064A 		vadd.f32	s8, s14, s12
 846              	.LVL158:
 465:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd) */
 466:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a5 = (Yaminusc - Xbminusd);
 847              		.loc 1 466 7 is_stmt 1 view .LVU377
 848              		.loc 1 466 10 is_stmt 0 view .LVU378
 849 036e 77EEE64A 		vsub.f32	s9, s15, s13
 850              	.LVL159:
 467:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)) */
 468:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a6 = (Xaminusc - Ybminusd);
 851              		.loc 1 468 7 is_stmt 1 view .LVU379
 852              		.loc 1 468 10 is_stmt 0 view .LVU380
 853 0372 37EE467A 		vsub.f32	s14, s14, s12
 854              	.LVL160:
 469:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd) */
 470:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a7 = (Xbminusd + Yaminusc);
 855              		.loc 1 470 7 is_stmt 1 view .LVU381
 856              		.loc 1 470 10 is_stmt 0 view .LVU382
 857 0376 77EEA67A 		vadd.f32	s15, s15, s13
 858              	.LVL161:
 471:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 472:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[0] = a0;
 859              		.loc 1 472 7 is_stmt 1 view .LVU383
 860              		.loc 1 472 15 is_stmt 0 view .LVU384
 861 037a 80ED003A 		vstr.32	s6, [r0]
 862              	.LVL162:
 473:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[1] = a1;
 863              		.loc 1 473 7 is_stmt 1 view .LVU385
 864              		.loc 1 473 15 is_stmt 0 view .LVU386
 865 037e C0ED013A 		vstr.32	s7, [r0, #4]
 866              	.LVL163:
 474:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[2] = a2;
 867              		.loc 1 474 7 is_stmt 1 view .LVU387
 868              		.loc 1 474 15 is_stmt 0 view .LVU388
 869 0382 80ED025A 		vstr.32	s10, [r0, #8]
 870              	.LVL164:
 475:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[3] = a3;
 871              		.loc 1 475 7 is_stmt 1 view .LVU389
 872              		.loc 1 475 15 is_stmt 0 view .LVU390
 873 0386 C0ED035A 		vstr.32	s11, [r0, #12]
 874              	.LVL165:
 476:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[4] = a4;
 875              		.loc 1 476 7 is_stmt 1 view .LVU391
 876              		.loc 1 476 15 is_stmt 0 view .LVU392
 877 038a 80ED044A 		vstr.32	s8, [r0, #16]
 878              	.LVL166:
 477:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[5] = a5;
 879              		.loc 1 477 7 is_stmt 1 view .LVU393
 880              		.loc 1 477 15 is_stmt 0 view .LVU394
 881 038e C0ED054A 		vstr.32	s9, [r0, #20]
 882              	.LVL167:
 478:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[6] = a6;
 883              		.loc 1 478 7 is_stmt 1 view .LVU395
 884              		.loc 1 478 15 is_stmt 0 view .LVU396
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 25


 885 0392 80ED067A 		vstr.32	s14, [r0, #24]
 886              	.LVL168:
 479:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[7] = a7;
 887              		.loc 1 479 7 is_stmt 1 view .LVU397
 888              		.loc 1 479 15 is_stmt 0 view .LVU398
 889 0396 C0ED077A 		vstr.32	s15, [r0, #28]
 890              	.LVL169:
 480:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 481:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* increment pointer by 8 */
 482:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1 += 8U;
 891              		.loc 1 482 7 is_stmt 1 view .LVU399
 892              		.loc 1 482 12 is_stmt 0 view .LVU400
 893 039a 2030     		adds	r0, r0, #32
 894              	.LVL170:
 483:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    } while (--j);
 895              		.loc 1 483 13 is_stmt 1 discriminator 1 view .LVU401
 896              		.loc 1 483 13 is_stmt 0 discriminator 1 view .LVU402
 897 039c 013B     		subs	r3, r3, #1
 898              	.LVL171:
 899              		.loc 1 483 13 discriminator 1 view .LVU403
 900 039e BCD1     		bne	.L7
 484:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 485:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #else
 486:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 487:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t t1, t2, r1, r2, s1, s2;
 488:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 489:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /* Run the below code for Cortex-M0 */
 490:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 491:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the fft calculation */
 492:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
 493:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 494:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen; k > 1U; k >>= 2U)
 495:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 496:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the fft calculation */
 497:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 498:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2U;
 499:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 500:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 501:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  FFT Calculation */
 502:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 503:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 504:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 505:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 506:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 507:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 508:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2U];
 509:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2U) + 1U];
 510:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2U];
 511:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2U) + 1U];
 512:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2U];
 513:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2U) + 1U];
 514:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 515:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 516:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 = ia1 + twidCoefModifier;
 517:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 518:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 519:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          do
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 26


 520:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          {
 521:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
 522:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 523:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 524:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 525:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 526:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 527:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
 528:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)];
 529:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 530:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
 531:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = pSrc[(2U * i0)] - pSrc[(2U * i2)];
 532:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 533:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
 534:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
 535:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 536:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
 537:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
 538:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 539:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
 540:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[2U * i1] + pSrc[2U * i3];
 541:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 542:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa' = xa + xb + xc + xd */
 543:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i0] = r1 + t1;
 544:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 545:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
 546:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r1 - t1;
 547:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 548:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
 549:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
 550:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 551:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya' = ya + yb + yc + yd */
 552:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0) + 1U] = s1 + t2;
 553:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 554:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
 555:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s1 - t2;
 556:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 557:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
 558:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
 559:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 560:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
 561:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[2U * i1] - pSrc[2U * i3];
 562:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 563:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
 564:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i1] = (r1 * co2) + (s1 * si2);
 565:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 566:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
 567:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i1) + 1U] = (s1 * co2) - (r1 * si2);
 568:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 569:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
 570:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r2 + t1;
 571:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 572:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
 573:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = r2 - t1;
 574:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 575:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
 576:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s2 - t2;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 27


 577:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 578:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
 579:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = s2 + t2;
 580:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 581:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
 582:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i2] = (r1 * co1) + (s1 * si1);
 583:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 584:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
 585:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i2) + 1U] = (s1 * co1) - (r1 * si1);
 586:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 587:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
 588:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i3] = (r2 * co3) + (s2 * si3);
 589:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 590:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
 591:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i3) + 1U] = (s2 * co3) - (r2 * si3);
 592:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 593:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 594:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          } while ( i0 < fftLen);
 595:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 596:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       } while (j <= (n2 - 1U));
 597:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2U;
 598:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 599:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 600:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #endif /* #if defined (ARM_MATH_DSP) */
 601:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 602:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** }
 901              		.loc 1 602 1 view .LVU404
 902 03a0 07B0     		add	sp, sp, #28
 903              	.LCFI3:
 904              		.cfi_def_cfa_offset 44
 905              		@ sp needed
 906 03a2 BDEC028B 		vldm	sp!, {d8}
 907              	.LCFI4:
 908              		.cfi_restore 80
 909              		.cfi_restore 81
 910              		.cfi_def_cfa_offset 36
 911 03a6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 912              		.loc 1 602 1 view .LVU405
 913              		.cfi_endproc
 914              	.LFE140:
 916              		.section	.text.arm_radix4_butterfly_inverse_f32,"ax",%progbits
 917              		.align	1
 918              		.global	arm_radix4_butterfly_inverse_f32
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 923              	arm_radix4_butterfly_inverse_f32:
 924              	.LVL172:
 925              	.LFB141:
 603:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 604:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** /*
 605:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @brief  Core function for the floating-point CIFFT butterfly process.
 606:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in, out] *pSrc            points to the in-place buffer of floating-point data type.
 607:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      fftLen           length of the FFT.
 608:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      *pCoef           points to twiddle coefficient buffer.
 609:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs w
 610:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @param[in]      onebyfftLen      value of 1/fftLen.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 28


 611:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** * @return none.
 612:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** */
 613:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 614:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** void arm_radix4_butterfly_inverse_f32(
 615:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pSrc,
 616:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t fftLen,
 617:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t * pCoef,
 618:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** uint16_t twidCoefModifier,
 619:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** float32_t onebyfftLen)
 620:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** {
 926              		.loc 1 620 1 is_stmt 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 24
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930              		.loc 1 620 1 is_stmt 0 view .LVU407
 931 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 932              	.LCFI5:
 933              		.cfi_def_cfa_offset 36
 934              		.cfi_offset 4, -36
 935              		.cfi_offset 5, -32
 936              		.cfi_offset 6, -28
 937              		.cfi_offset 7, -24
 938              		.cfi_offset 8, -20
 939              		.cfi_offset 9, -16
 940              		.cfi_offset 10, -12
 941              		.cfi_offset 11, -8
 942              		.cfi_offset 14, -4
 943 0004 2DED048B 		vpush.64	{d8, d9}
 944              	.LCFI6:
 945              		.cfi_def_cfa_offset 52
 946              		.cfi_offset 80, -52
 947              		.cfi_offset 81, -48
 948              		.cfi_offset 82, -44
 949              		.cfi_offset 83, -40
 950 0008 87B0     		sub	sp, sp, #28
 951              	.LCFI7:
 952              		.cfi_def_cfa_offset 80
 953 000a 8B46     		mov	fp, r1
 954 000c 1146     		mov	r1, r2
 955              	.LVL173:
 956              		.loc 1 620 1 view .LVU408
 957 000e 0193     		str	r3, [sp, #4]
 958 0010 B0EE407A 		vmov.f32	s14, s0
 621:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t co1, co2, co3, si1, si2, si3;
 959              		.loc 1 621 4 is_stmt 1 view .LVU409
 622:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t ia1, ia2, ia3;
 960              		.loc 1 622 4 view .LVU410
 623:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t i0, i1, i2, i3;
 961              		.loc 1 623 4 view .LVU411
 624:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    uint32_t n1, n2, j, k;
 962              		.loc 1 624 4 view .LVU412
 625:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 626:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #if defined (ARM_MATH_DSP)
 627:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 628:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t xaIn, yaIn, xbIn, ybIn, xcIn, ycIn, xdIn, ydIn;
 963              		.loc 1 628 4 view .LVU413
 629:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xaplusc, Xbplusd, Yaplusc, Ybplusd, Xaminusc, Xbminusd, Yaminusc,
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 29


 964              		.loc 1 629 4 view .LVU414
 630:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    Ybminusd;
 631:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xb12C_out, Yb12C_out, Xc12C_out, Yc12C_out, Xd12C_out, Yd12C_out;
 965              		.loc 1 631 4 view .LVU415
 632:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t Xb12_out, Yb12_out, Xc12_out, Yc12_out, Xd12_out, Yd12_out;
 966              		.loc 1 632 4 view .LVU416
 633:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t *ptr1;
 967              		.loc 1 633 4 view .LVU417
 634:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t p0,p1,p2,p3,p4,p5,p6,p7;
 968              		.loc 1 634 4 view .LVU418
 635:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t a0,a1,a2,a3,a4,a5,a6,a7;
 969              		.loc 1 635 4 view .LVU419
 636:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 637:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 638:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the first stage */
 639:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
 970              		.loc 1 639 4 view .LVU420
 971              	.LVL174:
 640:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
 972              		.loc 1 640 4 view .LVU421
 641:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 642:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /* n2 = fftLen/4 */
 643:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 >>= 2U;
 973              		.loc 1 643 4 view .LVU422
 974              		.loc 1 643 7 is_stmt 0 view .LVU423
 975 0014 4FEA9B09 		lsr	r9, fp, #2
 976              	.LVL175:
 644:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    i0 = 0U;
 977              		.loc 1 644 4 is_stmt 1 view .LVU424
 645:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0U;
 978              		.loc 1 645 4 view .LVU425
 646:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 647:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    j = n2;
 979              		.loc 1 647 4 view .LVU426
 980              		.loc 1 647 6 is_stmt 0 view .LVU427
 981 0018 CDF80C90 		str	r9, [sp, #12]
 644:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0U;
 982              		.loc 1 644 7 view .LVU428
 983 001c 4FF00008 		mov	r8, #0
 645:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ia1 = 0U;
 984              		.loc 1 645 8 view .LVU429
 985 0020 C246     		mov	r10, r8
 986 0022 CDF808B0 		str	fp, [sp, #8]
 987 0026 CB46     		mov	fp, r9
 988              	.LVL176:
 989              	.L10:
 648:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 649:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of first stage */
 650:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 990              		.loc 1 650 4 is_stmt 1 view .LVU430
 651:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 652:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the input as, */
 653:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 654:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i1 = i0 + n2;
 991              		.loc 1 654 7 view .LVU431
 992              		.loc 1 654 10 is_stmt 0 view .LVU432
 993 0028 08EB0B0C 		add	ip, r8, fp
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 30


 994              	.LVL177:
 655:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i2 = i1 + n2;
 995              		.loc 1 655 7 is_stmt 1 view .LVU433
 996              		.loc 1 655 10 is_stmt 0 view .LVU434
 997 002c 08EB4B04 		add	r4, r8, fp, lsl #1
 998              	.LVL178:
 656:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i3 = i2 + n2;
 999              		.loc 1 656 7 is_stmt 1 view .LVU435
 1000              		.loc 1 656 10 is_stmt 0 view .LVU436
 1001 0030 0BEB0407 		add	r7, fp, r4
 1002              	.LVL179:
 657:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 658:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Butterfly implementation */
 659:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = pSrc[(2U * i0)];
 1003              		.loc 1 659 7 is_stmt 1 view .LVU437
 1004              		.loc 1 659 18 is_stmt 0 view .LVU438
 1005 0034 4FEAC806 		lsl	r6, r8, #3
 1006 0038 00EBC809 		add	r9, r0, r8, lsl #3
 1007              		.loc 1 659 12 view .LVU439
 1008 003c D9ED007A 		vldr.32	s15, [r9]
 1009              	.LVL180:
 660:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = pSrc[(2U * i0) + 1U];
 1010              		.loc 1 660 7 is_stmt 1 view .LVU440
 1011              		.loc 1 660 18 is_stmt 0 view .LVU441
 1012 0040 0436     		adds	r6, r6, #4
 1013 0042 0644     		add	r6, r6, r0
 1014              		.loc 1 660 12 view .LVU442
 1015 0044 D6ED006A 		vldr.32	s13, [r6]
 1016              	.LVL181:
 661:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 662:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = pSrc[(2U * i2)];
 1017              		.loc 1 662 7 is_stmt 1 view .LVU443
 1018              		.loc 1 662 18 is_stmt 0 view .LVU444
 1019 0048 E200     		lsls	r2, r4, #3
 1020 004a 00EBC404 		add	r4, r0, r4, lsl #3
 1021              	.LVL182:
 1022              		.loc 1 662 12 view .LVU445
 1023 004e D4ED000A 		vldr.32	s1, [r4]
 1024              	.LVL183:
 663:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = pSrc[(2U * i2) + 1U];
 1025              		.loc 1 663 7 is_stmt 1 view .LVU446
 1026              		.loc 1 663 18 is_stmt 0 view .LVU447
 1027 0052 0432     		adds	r2, r2, #4
 1028 0054 0244     		add	r2, r2, r0
 1029              		.loc 1 663 12 view .LVU448
 1030 0056 D2ED002A 		vldr.32	s5, [r2]
 1031              	.LVL184:
 664:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 665:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = pSrc[(2U * i1)];
 1032              		.loc 1 665 7 is_stmt 1 view .LVU449
 1033              		.loc 1 665 18 is_stmt 0 view .LVU450
 1034 005a 4FEACC05 		lsl	r5, ip, #3
 1035 005e 00EBCC0C 		add	ip, r0, ip, lsl #3
 1036              	.LVL185:
 1037              		.loc 1 665 12 view .LVU451
 1038 0062 DCED005A 		vldr.32	s11, [ip]
 1039              	.LVL186:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 31


 666:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = pSrc[(2U * i1) + 1U];
 1040              		.loc 1 666 7 is_stmt 1 view .LVU452
 1041              		.loc 1 666 18 is_stmt 0 view .LVU453
 1042 0066 0435     		adds	r5, r5, #4
 1043 0068 0544     		add	r5, r5, r0
 1044              		.loc 1 666 12 view .LVU454
 1045 006a 95ED005A 		vldr.32	s10, [r5]
 1046              	.LVL187:
 667:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 668:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = pSrc[(2U * i3)];
 1047              		.loc 1 668 7 is_stmt 1 view .LVU455
 1048              		.loc 1 668 18 is_stmt 0 view .LVU456
 1049 006e FB00     		lsls	r3, r7, #3
 1050 0070 00EBC707 		add	r7, r0, r7, lsl #3
 1051              	.LVL188:
 1052              		.loc 1 668 12 view .LVU457
 1053 0074 97ED001A 		vldr.32	s2, [r7]
 1054              	.LVL189:
 669:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = pSrc[(2U * i3) + 1U];
 1055              		.loc 1 669 7 is_stmt 1 view .LVU458
 1056              		.loc 1 669 18 is_stmt 0 view .LVU459
 1057 0078 0433     		adds	r3, r3, #4
 1058 007a 0344     		add	r3, r3, r0
 1059              		.loc 1 669 12 view .LVU460
 1060 007c 0093     		str	r3, [sp]
 1061 007e 93ED003A 		vldr.32	s6, [r3]
 1062              	.LVL190:
 670:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 671:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 672:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 1063              		.loc 1 672 7 is_stmt 1 view .LVU461
 1064              		.loc 1 672 15 is_stmt 0 view .LVU462
 1065 0082 37EEA04A 		vadd.f32	s8, s15, s1
 1066              	.LVL191:
 673:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 674:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 1067              		.loc 1 674 7 is_stmt 1 view .LVU463
 1068              		.loc 1 674 15 is_stmt 0 view .LVU464
 1069 0086 75EE811A 		vadd.f32	s3, s11, s2
 1070              	.LVL192:
 675:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 676:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 1071              		.loc 1 676 7 is_stmt 1 view .LVU465
 1072              		.loc 1 676 15 is_stmt 0 view .LVU466
 1073 008a 36EEA26A 		vadd.f32	s12, s13, s5
 1074              	.LVL193:
 677:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 678:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 1075              		.loc 1 678 7 is_stmt 1 view .LVU467
 1076              		.loc 1 678 15 is_stmt 0 view .LVU468
 1077 008e 35EE032A 		vadd.f32	s4, s10, s6
 1078              	.LVL194:
 679:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 680:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 681:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia2 = ia1 + ia1;
 1079              		.loc 1 681 7 is_stmt 1 view .LVU469
 682:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co2 = pCoef[ia2 * 2U];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 32


 1080              		.loc 1 682 7 view .LVU470
 1081              		.loc 1 682 18 is_stmt 0 view .LVU471
 1082 0092 4FEA0A1E 		lsl	lr, r10, #4
 1083 0096 01EB0A13 		add	r3, r1, r10, lsl #4
 1084              		.loc 1 682 11 view .LVU472
 1085 009a D3ED004A 		vldr.32	s9, [r3]
 1086              	.LVL195:
 683:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si2 = pCoef[(ia2 * 2U) + 1U];
 1087              		.loc 1 683 7 is_stmt 1 view .LVU473
 1088              		.loc 1 683 18 is_stmt 0 view .LVU474
 1089 009e 0EF1040E 		add	lr, lr, #4
 1090 00a2 8E44     		add	lr, lr, r1
 1091              		.loc 1 683 11 view .LVU475
 1092 00a4 DEED003A 		vldr.32	s7, [lr]
 1093              	.LVL196:
 684:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 685:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 686:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 1094              		.loc 1 686 7 is_stmt 1 view .LVU476
 1095              		.loc 1 686 16 is_stmt 0 view .LVU477
 1096 00a8 77EEE07A 		vsub.f32	s15, s15, s1
 1097              	.LVL197:
 687:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb - xd */
 688:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 1098              		.loc 1 688 7 is_stmt 1 view .LVU478
 1099              		.loc 1 688 16 is_stmt 0 view .LVU479
 1100 00ac 75EEC15A 		vsub.f32	s11, s11, s2
 1101              	.LVL198:
 689:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 690:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 1102              		.loc 1 690 7 is_stmt 1 view .LVU480
 1103              		.loc 1 690 16 is_stmt 0 view .LVU481
 1104 00b0 76EEE26A 		vsub.f32	s13, s13, s5
 1105              	.LVL199:
 691:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb - yd */
 692:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 1106              		.loc 1 692 7 is_stmt 1 view .LVU482
 1107              		.loc 1 692 16 is_stmt 0 view .LVU483
 1108 00b4 35EE435A 		vsub.f32	s10, s10, s6
 1109              	.LVL200:
 693:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 694:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
 695:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0)] = Xaplusc + Xbplusd;
 1110              		.loc 1 695 7 is_stmt 1 view .LVU484
 1111              		.loc 1 695 33 is_stmt 0 view .LVU485
 1112 00b8 34EE213A 		vadd.f32	s6, s8, s3
 1113              	.LVL201:
 1114              		.loc 1 695 23 view .LVU486
 1115 00bc 89ED003A 		vstr.32	s6, [r9]
 1116              	.LVL202:
 696:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 697:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
 698:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
 1117              		.loc 1 698 7 is_stmt 1 view .LVU487
 1118              		.loc 1 698 38 is_stmt 0 view .LVU488
 1119 00c0 36EE023A 		vadd.f32	s6, s12, s4
 1120              		.loc 1 698 28 view .LVU489
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 33


 1121 00c4 86ED003A 		vstr.32	s6, [r6]
 1122              	.LVL203:
 699:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 700:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) - (yb - yd) */
 701:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12C_out = (Xaminusc - Ybminusd);
 1123              		.loc 1 701 7 is_stmt 1 view .LVU490
 1124              		.loc 1 701 17 is_stmt 0 view .LVU491
 1125 00c8 37EEC53A 		vsub.f32	s6, s15, s10
 1126              	.LVL204:
 702:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb - xd) */
 703:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12C_out = (Yaminusc + Xbminusd);
 1127              		.loc 1 703 7 is_stmt 1 view .LVU492
 1128              		.loc 1 703 17 is_stmt 0 view .LVU493
 1129 00cc 75EEA62A 		vadd.f32	s5, s11, s13
 1130              	.LVL205:
 704:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa + xc) - (xb + xd) */
 705:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12C_out = (Xaplusc - Xbplusd);
 1131              		.loc 1 705 7 is_stmt 1 view .LVU494
 1132              		.loc 1 705 17 is_stmt 0 view .LVU495
 1133 00d0 34EE614A 		vsub.f32	s8, s8, s3
 1134              	.LVL206:
 706:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya + yc) - (yb + yd) */
 707:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12C_out = (Yaplusc - Ybplusd);
 1135              		.loc 1 707 7 is_stmt 1 view .LVU496
 1136              		.loc 1 707 17 is_stmt 0 view .LVU497
 1137 00d4 36EE426A 		vsub.f32	s12, s12, s4
 1138              	.LVL207:
 708:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) + (yb - yd) */
 709:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12C_out = (Xaminusc + Ybminusd);
 1139              		.loc 1 709 7 is_stmt 1 view .LVU498
 1140              		.loc 1 709 17 is_stmt 0 view .LVU499
 1141 00d8 77EE857A 		vadd.f32	s15, s15, s10
 1142              	.LVL208:
 710:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) - (xb - xd) */
 711:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12C_out = (Yaminusc - Xbminusd);
 1143              		.loc 1 711 7 is_stmt 1 view .LVU500
 1144              		.loc 1 711 17 is_stmt 0 view .LVU501
 1145 00dc 76EEE56A 		vsub.f32	s13, s13, s11
 1146              	.LVL209:
 712:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 713:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co1 = pCoef[ia1 * 2U];
 1147              		.loc 1 713 7 is_stmt 1 view .LVU502
 1148              		.loc 1 713 18 is_stmt 0 view .LVU503
 1149 00e0 4FEACA06 		lsl	r6, r10, #3
 1150 00e4 01EBCA0E 		add	lr, r1, r10, lsl #3
 1151              		.loc 1 713 11 view .LVU504
 1152 00e8 9EED005A 		vldr.32	s10, [lr]
 1153              	.LVL210:
 714:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si1 = pCoef[(ia1 * 2U) + 1U];
 1154              		.loc 1 714 7 is_stmt 1 view .LVU505
 1155              		.loc 1 714 18 is_stmt 0 view .LVU506
 1156 00ec 0436     		adds	r6, r6, #4
 1157 00ee 0E44     		add	r6, r6, r1
 1158              		.loc 1 714 11 view .LVU507
 1159 00f0 96ED000A 		vldr.32	s0, [r6]
 1160              	.LVL211:
 715:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 34


 716:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the coefficients */
 717:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia3 = ia2 + ia1;
 1161              		.loc 1 717 7 is_stmt 1 view .LVU508
 718:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       co3 = pCoef[ia3 * 2U];
 1162              		.loc 1 718 7 view .LVU509
 1163              		.loc 1 718 18 is_stmt 0 view .LVU510
 1164 00f4 0AEB4A0E 		add	lr, r10, r10, lsl #1
 1165 00f8 4FEACE06 		lsl	r6, lr, #3
 1166 00fc 01EBCE0E 		add	lr, r1, lr, lsl #3
 1167              		.loc 1 718 11 view .LVU511
 1168 0100 DEED005A 		vldr.32	s11, [lr]
 1169              	.LVL212:
 719:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       si3 = pCoef[(ia3 * 2U) + 1U];
 1170              		.loc 1 719 7 is_stmt 1 view .LVU512
 1171              		.loc 1 719 18 is_stmt 0 view .LVU513
 1172 0104 0436     		adds	r6, r6, #4
 1173 0106 0E44     		add	r6, r6, r1
 1174              		.loc 1 719 11 view .LVU514
 1175 0108 D6ED000A 		vldr.32	s1, [r6]
 1176              	.LVL213:
 720:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 721:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out = Xb12C_out * co1;
 1177              		.loc 1 721 7 is_stmt 1 view .LVU515
 1178              		.loc 1 721 16 is_stmt 0 view .LVU516
 1179 010c 63EE051A 		vmul.f32	s3, s6, s10
 1180              	.LVL214:
 722:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out = Yb12C_out * co1;
 1181              		.loc 1 722 7 is_stmt 1 view .LVU517
 1182              		.loc 1 722 16 is_stmt 0 view .LVU518
 1183 0110 22EE855A 		vmul.f32	s10, s5, s10
 1184              	.LVL215:
 723:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out = Xc12C_out * co2;
 1185              		.loc 1 723 7 is_stmt 1 view .LVU519
 1186              		.loc 1 723 16 is_stmt 0 view .LVU520
 1187 0114 24EE841A 		vmul.f32	s2, s9, s8
 1188              	.LVL216:
 724:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out = Yc12C_out * co2;
 1189              		.loc 1 724 7 is_stmt 1 view .LVU521
 1190              		.loc 1 724 16 is_stmt 0 view .LVU522
 1191 0118 64EE864A 		vmul.f32	s9, s9, s12
 1192              	.LVL217:
 725:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out = Xd12C_out * co3;
 1193              		.loc 1 725 7 is_stmt 1 view .LVU523
 1194              		.loc 1 725 16 is_stmt 0 view .LVU524
 1195 011c 27EEA52A 		vmul.f32	s4, s15, s11
 1196              	.LVL218:
 726:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out = Yd12C_out * co3;
 1197              		.loc 1 726 7 is_stmt 1 view .LVU525
 1198              		.loc 1 726 16 is_stmt 0 view .LVU526
 1199 0120 66EEA55A 		vmul.f32	s11, s13, s11
 1200              	.LVL219:
 727:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 728:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 729:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xb12_out -= Yb12C_out * si1;
 730:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p0 = Yb12C_out * si1;
 1201              		.loc 1 730 7 is_stmt 1 view .LVU527
 1202              		.loc 1 730 10 is_stmt 0 view .LVU528
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 35


 1203 0124 62EE802A 		vmul.f32	s5, s5, s0
 1204              	.LVL220:
 731:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 732:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yb12_out += Xb12C_out * si1;
 733:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p1 = Xb12C_out * si1;
 1205              		.loc 1 733 7 is_stmt 1 view .LVU529
 1206              		.loc 1 733 10 is_stmt 0 view .LVU530
 1207 0128 23EE003A 		vmul.f32	s6, s6, s0
 1208              	.LVL221:
 734:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 735:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xc12_out -= Yc12C_out * si2;
 736:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p2 = Yc12C_out * si2;
 1209              		.loc 1 736 7 is_stmt 1 view .LVU531
 1210              		.loc 1 736 10 is_stmt 0 view .LVU532
 1211 012c 23EE866A 		vmul.f32	s12, s7, s12
 1212              	.LVL222:
 737:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 738:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yc12_out += Xc12C_out * si2;
 739:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p3 = Xc12C_out * si2;
 1213              		.loc 1 739 7 is_stmt 1 view .LVU533
 1214              		.loc 1 739 10 is_stmt 0 view .LVU534
 1215 0130 63EE843A 		vmul.f32	s7, s7, s8
 1216              	.LVL223:
 740:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 741:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Xd12_out -= Yd12C_out * si3;
 742:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p4 = Yd12C_out * si3;
 1217              		.loc 1 742 7 is_stmt 1 view .LVU535
 1218              		.loc 1 742 10 is_stmt 0 view .LVU536
 1219 0134 66EEA06A 		vmul.f32	s13, s13, s1
 1220              	.LVL224:
 743:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 744:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       //Yd12_out += Xd12C_out * si3;
 745:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p5 = Xd12C_out * si3;
 1221              		.loc 1 745 7 is_stmt 1 view .LVU537
 1222              		.loc 1 745 10 is_stmt 0 view .LVU538
 1223 0138 67EEA07A 		vmul.f32	s15, s15, s1
 1224              	.LVL225:
 746:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 747:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xb12_out -= p0;
 1225              		.loc 1 747 7 is_stmt 1 view .LVU539
 1226              		.loc 1 747 16 is_stmt 0 view .LVU540
 1227 013c 31EEE24A 		vsub.f32	s8, s3, s5
 1228              	.LVL226:
 748:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yb12_out += p1;
 1229              		.loc 1 748 7 is_stmt 1 view .LVU541
 1230              		.loc 1 748 16 is_stmt 0 view .LVU542
 1231 0140 35EE035A 		vadd.f32	s10, s10, s6
 1232              	.LVL227:
 749:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xc12_out -= p2;
 1233              		.loc 1 749 7 is_stmt 1 view .LVU543
 1234              		.loc 1 749 16 is_stmt 0 view .LVU544
 1235 0144 31EE463A 		vsub.f32	s6, s2, s12
 1236              	.LVL228:
 750:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yc12_out += p3;
 1237              		.loc 1 750 7 is_stmt 1 view .LVU545
 1238              		.loc 1 750 16 is_stmt 0 view .LVU546
 1239 0148 34EEA36A 		vadd.f32	s12, s9, s7
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 36


 1240              	.LVL229:
 751:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xd12_out -= p4;
 1241              		.loc 1 751 7 is_stmt 1 view .LVU547
 1242              		.loc 1 751 16 is_stmt 0 view .LVU548
 1243 014c 72EE666A 		vsub.f32	s13, s4, s13
 1244              	.LVL230:
 752:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yd12_out += p5;
 1245              		.loc 1 752 7 is_stmt 1 view .LVU549
 1246              		.loc 1 752 16 is_stmt 0 view .LVU550
 1247 0150 75EEA77A 		vadd.f32	s15, s11, s15
 1248              	.LVL231:
 753:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 754:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 755:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i1] = Xc12_out;
 1249              		.loc 1 755 7 is_stmt 1 view .LVU551
 1250              		.loc 1 755 21 is_stmt 0 view .LVU552
 1251 0154 8CED003A 		vstr.32	s6, [ip]
 1252              	.LVL232:
 756:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 757:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 758:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i1) + 1U] = Yc12_out;
 1253              		.loc 1 758 7 is_stmt 1 view .LVU553
 1254              		.loc 1 758 28 is_stmt 0 view .LVU554
 1255 0158 85ED006A 		vstr.32	s12, [r5]
 759:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 760:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 761:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i2] = Xb12_out;
 1256              		.loc 1 761 7 is_stmt 1 view .LVU555
 1257              		.loc 1 761 21 is_stmt 0 view .LVU556
 1258 015c 84ED004A 		vstr.32	s8, [r4]
 762:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 763:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 764:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i2) + 1U] = Yb12_out;
 1259              		.loc 1 764 7 is_stmt 1 view .LVU557
 1260              		.loc 1 764 28 is_stmt 0 view .LVU558
 1261 0160 82ED005A 		vstr.32	s10, [r2]
 765:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 766:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 767:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i3] = Xd12_out;
 1262              		.loc 1 767 7 is_stmt 1 view .LVU559
 1263              		.loc 1 767 21 is_stmt 0 view .LVU560
 1264 0164 C7ED006A 		vstr.32	s13, [r7]
 768:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 769:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 770:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i3) + 1U] = Yd12_out;
 1265              		.loc 1 770 7 is_stmt 1 view .LVU561
 1266              		.loc 1 770 28 is_stmt 0 view .LVU562
 1267 0168 009B     		ldr	r3, [sp]
 1268 016a C3ED007A 		vstr.32	s15, [r3]
 771:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 772:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Twiddle coefficients index modifier */
 773:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = ia1 + twidCoefModifier;
 1269              		.loc 1 773 7 is_stmt 1 view .LVU563
 1270              		.loc 1 773 11 is_stmt 0 view .LVU564
 1271 016e 019B     		ldr	r3, [sp, #4]
 1272 0170 9A44     		add	r10, r10, r3
 1273              	.LVL233:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 37


 774:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 775:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Updating input index */
 776:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i0 = i0 + 1U;
 1274              		.loc 1 776 7 is_stmt 1 view .LVU565
 1275              		.loc 1 776 10 is_stmt 0 view .LVU566
 1276 0172 08F10108 		add	r8, r8, #1
 1277              	.LVL234:
 777:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 778:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    } while (--j);
 1278              		.loc 1 778 13 is_stmt 1 discriminator 1 view .LVU567
 1279              		.loc 1 778 13 is_stmt 0 discriminator 1 view .LVU568
 1280 0176 039B     		ldr	r3, [sp, #12]
 1281 0178 013B     		subs	r3, r3, #1
 1282              	.LVL235:
 1283              		.loc 1 778 13 discriminator 1 view .LVU569
 1284 017a 0393     		str	r3, [sp, #12]
 1285 017c 7FF454AF 		bne	.L10
 779:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 780:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    twidCoefModifier <<= 2U;
 1286              		.loc 1 780 21 view .LVU570
 1287 0180 D946     		mov	r9, fp
 1288 0182 DDF808B0 		ldr	fp, [sp, #8]
 1289              	.LVL236:
 1290              		.loc 1 780 4 is_stmt 1 view .LVU571
 1291              		.loc 1 780 21 is_stmt 0 view .LVU572
 1292 0186 019B     		ldr	r3, [sp, #4]
 1293              	.LVL237:
 1294              		.loc 1 780 21 view .LVU573
 1295 0188 9B00     		lsls	r3, r3, #2
 1296 018a 9DB2     		uxth	r5, r3
 1297              	.LVL238:
 781:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 782:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of second stage to excluding last stage */
 783:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen >> 2U; k > 4U; k >>= 2U)
 1298              		.loc 1 783 4 is_stmt 1 view .LVU574
 1299              		.loc 1 783 20 is_stmt 0 view .LVU575
 1300 018c 4FEA9B03 		lsr	r3, fp, #2
 1301              	.LVL239:
 1302              		.loc 1 783 11 view .LVU576
 1303 0190 1A46     		mov	r2, r3
 1304 0192 0593     		str	r3, [sp, #20]
 1305 0194 0F46     		mov	r7, r1
 1306              		.loc 1 783 4 view .LVU577
 1307 0196 BEE0     		b	.L11
 1308              	.LVL240:
 1309              	.L14:
 784:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 785:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the first stage */
 786:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
 1310              		.loc 1 786 7 is_stmt 1 view .LVU578
 787:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2U;
 1311              		.loc 1 787 7 view .LVU579
 1312              		.loc 1 787 10 is_stmt 0 view .LVU580
 1313 0198 4FEA990E 		lsr	lr, r9, #2
 1314              	.LVL241:
 788:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 1315              		.loc 1 788 7 is_stmt 1 view .LVU581
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 38


 789:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 790:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Calculation of first stage */
 791:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
 1316              		.loc 1 791 7 view .LVU582
 1317              		.loc 1 791 9 is_stmt 0 view .LVU583
 1318 019c DDF80C80 		ldr	r8, [sp, #12]
 1319 01a0 4146     		mov	r1, r8
 788:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 1320              		.loc 1 788 11 view .LVU584
 1321 01a2 0295     		str	r5, [sp, #8]
 1322 01a4 0492     		str	r2, [sp, #16]
 1323              	.LVL242:
 1324              	.L13:
 792:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       do
 1325              		.loc 1 792 7 is_stmt 1 view .LVU585
 793:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       {
 794:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
 795:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
 1326              		.loc 1 795 10 view .LVU586
 796:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
 1327              		.loc 1 796 10 view .LVU587
 1328              		.loc 1 796 14 is_stmt 0 view .LVU588
 1329 01a6 08EB4802 		add	r2, r8, r8, lsl #1
 1330              	.LVL243:
 797:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2U];
 1331              		.loc 1 797 10 is_stmt 1 view .LVU589
 1332              		.loc 1 797 21 is_stmt 0 view .LVU590
 1333 01aa 4FEAC803 		lsl	r3, r8, #3
 1334 01ae 07EBC80A 		add	r10, r7, r8, lsl #3
 1335              		.loc 1 797 14 view .LVU591
 1336 01b2 9AED000A 		vldr.32	s0, [r10]
 1337              	.LVL244:
 798:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2U) + 1U];
 1338              		.loc 1 798 10 is_stmt 1 view .LVU592
 1339              		.loc 1 798 21 is_stmt 0 view .LVU593
 1340 01b6 0433     		adds	r3, r3, #4
 1341 01b8 3B44     		add	r3, r3, r7
 1342              		.loc 1 798 14 view .LVU594
 1343 01ba D3ED000A 		vldr.32	s1, [r3]
 1344              	.LVL245:
 799:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2U];
 1345              		.loc 1 799 10 is_stmt 1 view .LVU595
 1346              		.loc 1 799 21 is_stmt 0 view .LVU596
 1347 01be 4FEA0813 		lsl	r3, r8, #4
 1348 01c2 07EB081A 		add	r10, r7, r8, lsl #4
 1349              		.loc 1 799 14 view .LVU597
 1350 01c6 9AED001A 		vldr.32	s2, [r10]
 1351              	.LVL246:
 800:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2U) + 1U];
 1352              		.loc 1 800 10 is_stmt 1 view .LVU598
 1353              		.loc 1 800 21 is_stmt 0 view .LVU599
 1354 01ca 0433     		adds	r3, r3, #4
 1355 01cc 3B44     		add	r3, r3, r7
 1356              		.loc 1 800 14 view .LVU600
 1357 01ce D3ED001A 		vldr.32	s3, [r3]
 1358              	.LVL247:
 801:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2U];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 39


 1359              		.loc 1 801 10 is_stmt 1 view .LVU601
 1360              		.loc 1 801 21 is_stmt 0 view .LVU602
 1361 01d2 D300     		lsls	r3, r2, #3
 1362 01d4 07EBC202 		add	r2, r7, r2, lsl #3
 1363              	.LVL248:
 1364              		.loc 1 801 14 view .LVU603
 1365 01d8 92ED002A 		vldr.32	s4, [r2]
 1366              	.LVL249:
 802:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2U) + 1U];
 1367              		.loc 1 802 10 is_stmt 1 view .LVU604
 1368              		.loc 1 802 21 is_stmt 0 view .LVU605
 1369 01dc 0433     		adds	r3, r3, #4
 1370 01de 3B44     		add	r3, r3, r7
 1371              		.loc 1 802 14 view .LVU606
 1372 01e0 D3ED002A 		vldr.32	s5, [r3]
 1373              	.LVL250:
 803:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 804:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
 805:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 = ia1 + twidCoefModifier;
 1374              		.loc 1 805 10 is_stmt 1 view .LVU607
 1375              		.loc 1 805 14 is_stmt 0 view .LVU608
 1376 01e4 029B     		ldr	r3, [sp, #8]
 1377 01e6 9844     		add	r8, r8, r3
 1378              	.LVL251:
 806:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 807:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
 1379              		.loc 1 807 10 is_stmt 1 view .LVU609
 1380              		.loc 1 807 13 is_stmt 0 view .LVU610
 1381 01e8 0B46     		mov	r3, r1
 1382 01ea CDF80080 		str	r8, [sp]
 1383 01ee 0191     		str	r1, [sp, #4]
 1384              	.LVL252:
 1385              	.L12:
 808:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          do
 1386              		.loc 1 808 10 is_stmt 1 view .LVU611
 809:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          {
 810:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
 811:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
 812:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
 1387              		.loc 1 812 13 view .LVU612
 1388              		.loc 1 812 16 is_stmt 0 view .LVU613
 1389 01f0 03EB0E08 		add	r8, r3, lr
 1390              	.LVL253:
 813:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
 1391              		.loc 1 813 13 is_stmt 1 view .LVU614
 1392              		.loc 1 813 16 is_stmt 0 view .LVU615
 1393 01f4 03EB4E04 		add	r4, r3, lr, lsl #1
 1394              	.LVL254:
 814:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
 1395              		.loc 1 814 13 is_stmt 1 view .LVU616
 1396              		.loc 1 814 16 is_stmt 0 view .LVU617
 1397 01f8 0EEB040C 		add	ip, lr, r4
 1398              	.LVL255:
 815:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 816:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xaIn = pSrc[(2U * i0)];
 1399              		.loc 1 816 13 is_stmt 1 view .LVU618
 1400              		.loc 1 816 24 is_stmt 0 view .LVU619
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 40


 1401 01fc DE00     		lsls	r6, r3, #3
 1402 01fe 00EBC30A 		add	r10, r0, r3, lsl #3
 1403              		.loc 1 816 18 view .LVU620
 1404 0202 9AED006A 		vldr.32	s12, [r10]
 1405              	.LVL256:
 817:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             yaIn = pSrc[(2U * i0) + 1U];
 1406              		.loc 1 817 13 is_stmt 1 view .LVU621
 1407              		.loc 1 817 24 is_stmt 0 view .LVU622
 1408 0206 0436     		adds	r6, r6, #4
 1409 0208 0644     		add	r6, r6, r0
 1410              		.loc 1 817 18 view .LVU623
 1411 020a D6ED006A 		vldr.32	s13, [r6]
 1412              	.LVL257:
 818:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 819:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xbIn = pSrc[(2U * i1)];
 1413              		.loc 1 819 13 is_stmt 1 view .LVU624
 1414              		.loc 1 819 24 is_stmt 0 view .LVU625
 1415 020e 4FEAC805 		lsl	r5, r8, #3
 1416 0212 00EBC808 		add	r8, r0, r8, lsl #3
 1417              	.LVL258:
 1418              		.loc 1 819 18 view .LVU626
 1419 0216 98ED005A 		vldr.32	s10, [r8]
 1420              	.LVL259:
 820:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ybIn = pSrc[(2U * i1) + 1U];
 1421              		.loc 1 820 13 is_stmt 1 view .LVU627
 1422              		.loc 1 820 24 is_stmt 0 view .LVU628
 1423 021a 0435     		adds	r5, r5, #4
 1424 021c 0544     		add	r5, r5, r0
 1425              		.loc 1 820 18 view .LVU629
 1426 021e D5ED005A 		vldr.32	s11, [r5]
 1427              	.LVL260:
 821:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 822:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xcIn = pSrc[(2U * i2)];
 1428              		.loc 1 822 13 is_stmt 1 view .LVU630
 1429              		.loc 1 822 24 is_stmt 0 view .LVU631
 1430 0222 E100     		lsls	r1, r4, #3
 1431 0224 00EBC404 		add	r4, r0, r4, lsl #3
 1432              	.LVL261:
 1433              		.loc 1 822 18 view .LVU632
 1434 0228 94ED003A 		vldr.32	s6, [r4]
 1435              	.LVL262:
 823:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ycIn = pSrc[(2U * i2) + 1U];
 1436              		.loc 1 823 13 is_stmt 1 view .LVU633
 1437              		.loc 1 823 24 is_stmt 0 view .LVU634
 1438 022c 0431     		adds	r1, r1, #4
 1439 022e 0144     		add	r1, r1, r0
 1440              		.loc 1 823 18 view .LVU635
 1441 0230 91ED004A 		vldr.32	s8, [r1]
 1442              	.LVL263:
 824:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 825:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             xdIn = pSrc[(2U * i3)];
 1443              		.loc 1 825 13 is_stmt 1 view .LVU636
 1444              		.loc 1 825 24 is_stmt 0 view .LVU637
 1445 0234 4FEACC02 		lsl	r2, ip, #3
 1446 0238 00EBCC0C 		add	ip, r0, ip, lsl #3
 1447              	.LVL264:
 1448              		.loc 1 825 18 view .LVU638
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 41


 1449 023c DCED003A 		vldr.32	s7, [ip]
 1450              	.LVL265:
 826:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             ydIn = pSrc[(2U * i3) + 1U];
 1451              		.loc 1 826 13 is_stmt 1 view .LVU639
 1452              		.loc 1 826 24 is_stmt 0 view .LVU640
 1453 0240 0432     		adds	r2, r2, #4
 1454 0242 0244     		add	r2, r2, r0
 1455              		.loc 1 826 18 view .LVU641
 1456 0244 D2ED004A 		vldr.32	s9, [r2]
 1457              	.LVL266:
 827:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 828:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
 829:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaminusc = xaIn - xcIn;
 1458              		.loc 1 829 13 is_stmt 1 view .LVU642
 1459              		.loc 1 829 22 is_stmt 0 view .LVU643
 1460 0248 76EE437A 		vsub.f32	s15, s12, s6
 1461              	.LVL267:
 830:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
 831:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbminusd = xbIn - xdIn;
 1462              		.loc 1 831 13 is_stmt 1 view .LVU644
 1463              		.loc 1 831 22 is_stmt 0 view .LVU645
 1464 024c 35EE638A 		vsub.f32	s16, s10, s7
 1465              	.LVL268:
 832:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
 833:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaminusc = yaIn - ycIn;
 1466              		.loc 1 833 13 is_stmt 1 view .LVU646
 1467              		.loc 1 833 22 is_stmt 0 view .LVU647
 1468 0250 36EEC49A 		vsub.f32	s18, s13, s8
 1469              	.LVL269:
 834:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
 835:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybminusd = ybIn - ydIn;
 1470              		.loc 1 835 13 is_stmt 1 view .LVU648
 1471              		.loc 1 835 22 is_stmt 0 view .LVU649
 1472 0254 75EEE48A 		vsub.f32	s17, s11, s9
 1473              	.LVL270:
 836:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 837:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
 838:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xaplusc = xaIn + xcIn;
 1474              		.loc 1 838 13 is_stmt 1 view .LVU650
 1475              		.loc 1 838 21 is_stmt 0 view .LVU651
 1476 0258 36EE036A 		vadd.f32	s12, s12, s6
 1477              	.LVL271:
 839:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
 840:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xbplusd = xbIn + xdIn;
 1478              		.loc 1 840 13 is_stmt 1 view .LVU652
 1479              		.loc 1 840 21 is_stmt 0 view .LVU653
 1480 025c 35EE235A 		vadd.f32	s10, s10, s7
 1481              	.LVL272:
 841:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
 842:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yaplusc = yaIn + ycIn;
 1482              		.loc 1 842 13 is_stmt 1 view .LVU654
 1483              		.loc 1 842 21 is_stmt 0 view .LVU655
 1484 0260 76EE846A 		vadd.f32	s13, s13, s8
 1485              	.LVL273:
 843:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
 844:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Ybplusd = ybIn + ydIn;
 1486              		.loc 1 844 13 is_stmt 1 view .LVU656
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 42


 1487              		.loc 1 844 21 is_stmt 0 view .LVU657
 1488 0264 75EEA45A 		vadd.f32	s11, s11, s9
 1489              	.LVL274:
 845:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 846:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
 847:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12C_out = (Xaminusc - Ybminusd);
 1490              		.loc 1 847 13 is_stmt 1 view .LVU658
 1491              		.loc 1 847 23 is_stmt 0 view .LVU659
 1492 0268 77EEE83A 		vsub.f32	s7, s15, s17
 1493              	.LVL275:
 848:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
 849:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12C_out = (Yaminusc + Xbminusd);
 1494              		.loc 1 849 13 is_stmt 1 view .LVU660
 1495              		.loc 1 849 23 is_stmt 0 view .LVU661
 1496 026c 38EE093A 		vadd.f32	s6, s16, s18
 1497              	.LVL276:
 850:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
 851:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12C_out = (Xaplusc - Xbplusd);
 1498              		.loc 1 851 13 is_stmt 1 view .LVU662
 1499              		.loc 1 851 23 is_stmt 0 view .LVU663
 1500 0270 76EE454A 		vsub.f32	s9, s12, s10
 1501              	.LVL277:
 852:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
 853:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12C_out = (Yaplusc - Ybplusd);
 1502              		.loc 1 853 13 is_stmt 1 view .LVU664
 1503              		.loc 1 853 23 is_stmt 0 view .LVU665
 1504 0274 36EEE54A 		vsub.f32	s8, s13, s11
 1505              	.LVL278:
 854:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
 855:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12C_out = (Xaminusc + Ybminusd);
 1506              		.loc 1 855 13 is_stmt 1 view .LVU666
 1507              		.loc 1 855 23 is_stmt 0 view .LVU667
 1508 0278 77EEA87A 		vadd.f32	s15, s15, s17
 1509              	.LVL279:
 856:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
 857:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12C_out = (Yaminusc - Xbminusd);
 1510              		.loc 1 857 13 is_stmt 1 view .LVU668
 1511              		.loc 1 857 23 is_stmt 0 view .LVU669
 1512 027c 39EE489A 		vsub.f32	s18, s18, s16
 1513              	.LVL280:
 858:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 859:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0)] = Xaplusc + Xbplusd;
 1514              		.loc 1 859 13 is_stmt 1 view .LVU670
 1515              		.loc 1 859 39 is_stmt 0 view .LVU671
 1516 0280 36EE056A 		vadd.f32	s12, s12, s10
 1517              	.LVL281:
 1518              		.loc 1 859 29 view .LVU672
 1519 0284 8AED006A 		vstr.32	s12, [r10]
 1520              	.LVL282:
 860:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0) + 1U] = Yaplusc + Ybplusd;
 1521              		.loc 1 860 13 is_stmt 1 view .LVU673
 1522              		.loc 1 860 44 is_stmt 0 view .LVU674
 1523 0288 76EEA56A 		vadd.f32	s13, s13, s11
 1524              	.LVL283:
 1525              		.loc 1 860 34 view .LVU675
 1526 028c C6ED006A 		vstr.32	s13, [r6]
 1527              	.LVL284:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 43


 861:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 862:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out = Xb12C_out * co1;
 1528              		.loc 1 862 13 is_stmt 1 view .LVU676
 1529              		.loc 1 862 22 is_stmt 0 view .LVU677
 1530 0290 20EE235A 		vmul.f32	s10, s0, s7
 1531              	.LVL285:
 863:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out = Yb12C_out * co1;
 1532              		.loc 1 863 13 is_stmt 1 view .LVU678
 1533              		.loc 1 863 22 is_stmt 0 view .LVU679
 1534 0294 60EE035A 		vmul.f32	s11, s0, s6
 1535              	.LVL286:
 864:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out = Xc12C_out * co2;
 1536              		.loc 1 864 13 is_stmt 1 view .LVU680
 1537              		.loc 1 864 22 is_stmt 0 view .LVU681
 1538 0298 61EE248A 		vmul.f32	s17, s2, s9
 1539              	.LVL287:
 865:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out = Yc12C_out * co2;
 1540              		.loc 1 865 13 is_stmt 1 view .LVU682
 1541              		.loc 1 865 22 is_stmt 0 view .LVU683
 1542 029c 21EE048A 		vmul.f32	s16, s2, s8
 1543              	.LVL288:
 866:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out = Xd12C_out * co3;
 1544              		.loc 1 866 13 is_stmt 1 view .LVU684
 1545              		.loc 1 866 22 is_stmt 0 view .LVU685
 1546 02a0 22EE276A 		vmul.f32	s12, s4, s15
 1547              	.LVL289:
 867:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out = Yd12C_out * co3;
 1548              		.loc 1 867 13 is_stmt 1 view .LVU686
 1549              		.loc 1 867 22 is_stmt 0 view .LVU687
 1550 02a4 62EE096A 		vmul.f32	s13, s4, s18
 1551              	.LVL290:
 868:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 869:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 870:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xb12_out -= Yb12C_out * si1;
 871:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p0 = Yb12C_out * si1;
 1552              		.loc 1 871 13 is_stmt 1 view .LVU688
 1553              		.loc 1 871 16 is_stmt 0 view .LVU689
 1554 02a8 20EE833A 		vmul.f32	s6, s1, s6
 1555              	.LVL291:
 872:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 873:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yb12_out += Xb12C_out * si1;
 874:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p1 = Xb12C_out * si1;
 1556              		.loc 1 874 13 is_stmt 1 view .LVU690
 1557              		.loc 1 874 16 is_stmt 0 view .LVU691
 1558 02ac 60EEA33A 		vmul.f32	s7, s1, s7
 1559              	.LVL292:
 875:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 876:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xc12_out -= Yc12C_out * si2;
 877:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p2 = Yc12C_out * si2;
 1560              		.loc 1 877 13 is_stmt 1 view .LVU692
 1561              		.loc 1 877 16 is_stmt 0 view .LVU693
 1562 02b0 21EE844A 		vmul.f32	s8, s3, s8
 1563              	.LVL293:
 878:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 879:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yc12_out += Xc12C_out * si2;
 880:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p3 = Xc12C_out * si2;
 1564              		.loc 1 880 13 is_stmt 1 view .LVU694
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 44


 1565              		.loc 1 880 16 is_stmt 0 view .LVU695
 1566 02b4 61EEA44A 		vmul.f32	s9, s3, s9
 1567              	.LVL294:
 881:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 882:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Xd12_out -= Yd12C_out * si3;
 883:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p4 = Yd12C_out * si3;
 1568              		.loc 1 883 13 is_stmt 1 view .LVU696
 1569              		.loc 1 883 16 is_stmt 0 view .LVU697
 1570 02b8 22EE899A 		vmul.f32	s18, s5, s18
 1571              	.LVL295:
 884:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 885:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             //Yd12_out += Xd12C_out * si3;
 886:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             p5 = Xd12C_out * si3;
 1572              		.loc 1 886 13 is_stmt 1 view .LVU698
 1573              		.loc 1 886 16 is_stmt 0 view .LVU699
 1574 02bc 62EEA77A 		vmul.f32	s15, s5, s15
 1575              	.LVL296:
 887:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 888:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xb12_out -= p0;
 1576              		.loc 1 888 13 is_stmt 1 view .LVU700
 1577              		.loc 1 888 22 is_stmt 0 view .LVU701
 1578 02c0 35EE435A 		vsub.f32	s10, s10, s6
 1579              	.LVL297:
 889:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yb12_out += p1;
 1580              		.loc 1 889 13 is_stmt 1 view .LVU702
 1581              		.loc 1 889 22 is_stmt 0 view .LVU703
 1582 02c4 75EEA35A 		vadd.f32	s11, s11, s7
 1583              	.LVL298:
 890:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xc12_out -= p2;
 1584              		.loc 1 890 13 is_stmt 1 view .LVU704
 1585              		.loc 1 890 22 is_stmt 0 view .LVU705
 1586 02c8 38EEC44A 		vsub.f32	s8, s17, s8
 1587              	.LVL299:
 891:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yc12_out += p3;
 1588              		.loc 1 891 13 is_stmt 1 view .LVU706
 1589              		.loc 1 891 22 is_stmt 0 view .LVU707
 1590 02cc 78EE244A 		vadd.f32	s9, s16, s9
 1591              	.LVL300:
 892:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Xd12_out -= p4;
 1592              		.loc 1 892 13 is_stmt 1 view .LVU708
 1593              		.loc 1 892 22 is_stmt 0 view .LVU709
 1594 02d0 36EE496A 		vsub.f32	s12, s12, s18
 1595              	.LVL301:
 893:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             Yd12_out += p5;
 1596              		.loc 1 893 13 is_stmt 1 view .LVU710
 1597              		.loc 1 893 22 is_stmt 0 view .LVU711
 1598 02d4 76EEA77A 		vadd.f32	s15, s13, s15
 1599              	.LVL302:
 894:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 895:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
 896:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i1] = Xc12_out;
 1600              		.loc 1 896 13 is_stmt 1 view .LVU712
 1601              		.loc 1 896 27 is_stmt 0 view .LVU713
 1602 02d8 88ED004A 		vstr.32	s8, [r8]
 897:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 898:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
 899:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i1) + 1U] = Yc12_out;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 45


 1603              		.loc 1 899 13 is_stmt 1 view .LVU714
 1604              		.loc 1 899 34 is_stmt 0 view .LVU715
 1605 02dc C5ED004A 		vstr.32	s9, [r5]
 900:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 901:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
 902:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i2] = Xb12_out;
 1606              		.loc 1 902 13 is_stmt 1 view .LVU716
 1607              		.loc 1 902 27 is_stmt 0 view .LVU717
 1608 02e0 84ED005A 		vstr.32	s10, [r4]
 903:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 904:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
 905:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i2) + 1U] = Yb12_out;
 1609              		.loc 1 905 13 is_stmt 1 view .LVU718
 1610              		.loc 1 905 34 is_stmt 0 view .LVU719
 1611 02e4 C1ED005A 		vstr.32	s11, [r1]
 906:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 907:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
 908:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i3] = Xd12_out;
 1612              		.loc 1 908 13 is_stmt 1 view .LVU720
 1613              		.loc 1 908 27 is_stmt 0 view .LVU721
 1614 02e8 8CED006A 		vstr.32	s12, [ip]
 909:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 910:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
 911:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i3) + 1U] = Yd12_out;
 1615              		.loc 1 911 13 is_stmt 1 view .LVU722
 1616              		.loc 1 911 34 is_stmt 0 view .LVU723
 1617 02ec C2ED007A 		vstr.32	s15, [r2]
 912:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 913:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
 1618              		.loc 1 913 13 is_stmt 1 view .LVU724
 1619              		.loc 1 913 16 is_stmt 0 view .LVU725
 1620 02f0 4B44     		add	r3, r3, r9
 1621              	.LVL303:
 914:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          } while (i0 < fftLen);
 1622              		.loc 1 914 22 is_stmt 1 discriminator 1 view .LVU726
 1623 02f2 9B45     		cmp	fp, r3
 1624 02f4 3FF67CAF 		bhi	.L12
 915:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
 1625              		.loc 1 915 11 is_stmt 0 view .LVU727
 1626 02f8 DDF80080 		ldr	r8, [sp]
 1627 02fc 0199     		ldr	r1, [sp, #4]
 1628              		.loc 1 915 10 is_stmt 1 view .LVU728
 1629              		.loc 1 915 11 is_stmt 0 view .LVU729
 1630 02fe 0131     		adds	r1, r1, #1
 1631              	.LVL304:
 916:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       } while (j <= (n2 - 1U));
 1632              		.loc 1 916 18 is_stmt 1 view .LVU730
 1633              		.loc 1 916 25 is_stmt 0 view .LVU731
 1634 0300 0EF1FF33 		add	r3, lr, #-1
 1635              	.LVL305:
 1636              		.loc 1 916 18 view .LVU732
 1637 0304 8B42     		cmp	r3, r1
 1638 0306 BFF44EAF 		bcs	.L13
 917:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2U;
 1639              		.loc 1 917 24 view .LVU733
 1640 030a 029D     		ldr	r5, [sp, #8]
 1641 030c 049A     		ldr	r2, [sp, #16]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 46


 1642              		.loc 1 917 7 is_stmt 1 view .LVU734
 1643              		.loc 1 917 24 is_stmt 0 view .LVU735
 1644 030e AB00     		lsls	r3, r5, #2
 1645 0310 9DB2     		uxth	r5, r3
 1646              	.LVL306:
 783:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 1647              		.loc 1 783 37 is_stmt 1 discriminator 2 view .LVU736
 1648 0312 9208     		lsrs	r2, r2, #2
 1649              	.LVL307:
 787:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
 1650              		.loc 1 787 10 is_stmt 0 view .LVU737
 1651 0314 F146     		mov	r9, lr
 1652              	.LVL308:
 1653              	.L11:
 783:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 1654              		.loc 1 783 29 is_stmt 1 discriminator 1 view .LVU738
 1655 0316 042A     		cmp	r2, #4
 1656 0318 3FF63EAF 		bhi	.L14
 783:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 1657              		.loc 1 783 29 is_stmt 0 discriminator 1 view .LVU739
 1658 031c 059B     		ldr	r3, [sp, #20]
 1659              	.LVL309:
 1660              	.L15:
 918:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 919:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations of last stage */
 920:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 921:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    j = fftLen >> 2;
 922:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    ptr1 = &pSrc[0];
 923:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 924:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculations of last stage */
 925:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    do
 1661              		.loc 1 925 4 is_stmt 1 view .LVU740
 926:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 927:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xaIn = ptr1[0];
 1662              		.loc 1 927 7 view .LVU741
 1663              		.loc 1 927 12 is_stmt 0 view .LVU742
 1664 031e D0ED006A 		vldr.32	s13, [r0]
 1665              	.LVL310:
 928:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       yaIn = ptr1[1];
 1666              		.loc 1 928 7 is_stmt 1 view .LVU743
 1667              		.loc 1 928 12 is_stmt 0 view .LVU744
 1668 0322 D0ED017A 		vldr.32	s15, [r0, #4]
 1669              	.LVL311:
 929:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xbIn = ptr1[2];
 1670              		.loc 1 929 7 is_stmt 1 view .LVU745
 1671              		.loc 1 929 12 is_stmt 0 view .LVU746
 1672 0326 90ED025A 		vldr.32	s10, [r0, #8]
 1673              	.LVL312:
 930:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ybIn = ptr1[3];
 1674              		.loc 1 930 7 is_stmt 1 view .LVU747
 1675              		.loc 1 930 12 is_stmt 0 view .LVU748
 1676 032a D0ED034A 		vldr.32	s9, [r0, #12]
 1677              	.LVL313:
 931:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xcIn = ptr1[4];
 1678              		.loc 1 931 7 is_stmt 1 view .LVU749
 1679              		.loc 1 931 12 is_stmt 0 view .LVU750
 1680 032e 90ED046A 		vldr.32	s12, [r0, #16]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 47


 1681              	.LVL314:
 932:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ycIn = ptr1[5];
 1682              		.loc 1 932 7 is_stmt 1 view .LVU751
 1683              		.loc 1 932 12 is_stmt 0 view .LVU752
 1684 0332 90ED054A 		vldr.32	s8, [r0, #20]
 1685              	.LVL315:
 933:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       xdIn = ptr1[6];
 1686              		.loc 1 933 7 is_stmt 1 view .LVU753
 1687              		.loc 1 933 12 is_stmt 0 view .LVU754
 1688 0336 D0ED062A 		vldr.32	s5, [r0, #24]
 1689              	.LVL316:
 934:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ydIn = ptr1[7];
 1690              		.loc 1 934 7 is_stmt 1 view .LVU755
 1691              		.loc 1 934 12 is_stmt 0 view .LVU756
 1692 033a 90ED073A 		vldr.32	s6, [r0, #28]
 1693              	.LVL317:
 935:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 936:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Butterfly implementation */
 937:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
 938:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaplusc = xaIn + xcIn;
 1694              		.loc 1 938 7 is_stmt 1 view .LVU757
 1695              		.loc 1 938 15 is_stmt 0 view .LVU758
 1696 033e 76EE865A 		vadd.f32	s11, s13, s12
 1697              	.LVL318:
 939:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 940:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
 941:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xaminusc = xaIn - xcIn;
 1698              		.loc 1 941 7 is_stmt 1 view .LVU759
 1699              		.loc 1 941 16 is_stmt 0 view .LVU760
 1700 0342 76EEC66A 		vsub.f32	s13, s13, s12
 1701              	.LVL319:
 942:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 943:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
 944:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaplusc = yaIn + ycIn;
 1702              		.loc 1 944 7 is_stmt 1 view .LVU761
 1703              		.loc 1 944 15 is_stmt 0 view .LVU762
 1704 0346 37EE846A 		vadd.f32	s12, s15, s8
 1705              	.LVL320:
 945:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 946:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
 947:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Yaminusc = yaIn - ycIn;
 1706              		.loc 1 947 7 is_stmt 1 view .LVU763
 1707              		.loc 1 947 16 is_stmt 0 view .LVU764
 1708 034a 77EEC47A 		vsub.f32	s15, s15, s8
 1709              	.LVL321:
 948:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 949:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb + xd */
 950:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbplusd = xbIn + xdIn;
 1710              		.loc 1 950 7 is_stmt 1 view .LVU765
 1711              		.loc 1 950 15 is_stmt 0 view .LVU766
 1712 034e 75EE223A 		vadd.f32	s7, s10, s5
 1713              	.LVL322:
 951:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 952:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
 953:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybplusd = ybIn + ydIn;
 1714              		.loc 1 953 7 is_stmt 1 view .LVU767
 1715              		.loc 1 953 15 is_stmt 0 view .LVU768
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 48


 1716 0352 34EE834A 		vadd.f32	s8, s9, s6
 1717              	.LVL323:
 954:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 955:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xb-xd) */
 956:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Xbminusd = xbIn - xdIn;
 1718              		.loc 1 956 7 is_stmt 1 view .LVU769
 1719              		.loc 1 956 16 is_stmt 0 view .LVU770
 1720 0356 35EE625A 		vsub.f32	s10, s10, s5
 1721              	.LVL324:
 957:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 958:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (yb-yd) */
 959:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       Ybminusd = ybIn - ydIn;
 1722              		.loc 1 959 7 is_stmt 1 view .LVU771
 1723              		.loc 1 959 16 is_stmt 0 view .LVU772
 1724 035a 74EEC34A 		vsub.f32	s9, s9, s6
 1725              	.LVL325:
 960:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 961:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = (xa+xb+xc+xd) * onebyfftLen */
 962:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a0 = (Xaplusc + Xbplusd);
 1726              		.loc 1 962 7 is_stmt 1 view .LVU773
 1727              		.loc 1 962 10 is_stmt 0 view .LVU774
 1728 035e 75EEA32A 		vadd.f32	s5, s11, s7
 1729              	.LVL326:
 963:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = (ya+yb+yc+yd) * onebyfftLen */
 964:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a1 = (Yaplusc + Ybplusd);
 1730              		.loc 1 964 7 is_stmt 1 view .LVU775
 1731              		.loc 1 964 10 is_stmt 0 view .LVU776
 1732 0362 36EE043A 		vadd.f32	s6, s12, s8
 1733              	.LVL327:
 965:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd) * onebyfftLen */
 966:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a2 = (Xaplusc - Xbplusd);
 1734              		.loc 1 966 7 is_stmt 1 view .LVU777
 1735              		.loc 1 966 10 is_stmt 0 view .LVU778
 1736 0366 75EEE35A 		vsub.f32	s11, s11, s7
 1737              	.LVL328:
 967:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
 968:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a3 = (Yaplusc - Ybplusd);
 1738              		.loc 1 968 7 is_stmt 1 view .LVU779
 1739              		.loc 1 968 10 is_stmt 0 view .LVU780
 1740 036a 36EE446A 		vsub.f32	s12, s12, s8
 1741              	.LVL329:
 969:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa-yb-xc+yd) * onebyfftLen */
 970:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a4 = (Xaminusc - Ybminusd);
 1742              		.loc 1 970 7 is_stmt 1 view .LVU781
 1743              		.loc 1 970 10 is_stmt 0 view .LVU782
 1744 036e 76EEE43A 		vsub.f32	s7, s13, s9
 1745              	.LVL330:
 971:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya+xb-yc-xd) * onebyfftLen */
 972:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a5 = (Yaminusc + Xbminusd);
 1746              		.loc 1 972 7 is_stmt 1 view .LVU783
 1747              		.loc 1 972 10 is_stmt 0 view .LVU784
 1748 0372 37EE854A 		vadd.f32	s8, s15, s10
 1749              	.LVL331:
 973:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd) * onebyfftLen */
 974:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a6 = (Xaminusc + Ybminusd);
 1750              		.loc 1 974 7 is_stmt 1 view .LVU785
 1751              		.loc 1 974 10 is_stmt 0 view .LVU786
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 49


 1752 0376 76EEA46A 		vadd.f32	s13, s13, s9
 1753              	.LVL332:
 975:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya-xb-yc+xd) * onebyfftLen */
 976:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       a7 = (Yaminusc - Xbminusd);
 1754              		.loc 1 976 7 is_stmt 1 view .LVU787
 1755              		.loc 1 976 10 is_stmt 0 view .LVU788
 1756 037a 77EEC57A 		vsub.f32	s15, s15, s10
 1757              	.LVL333:
 977:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 978:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p0 = a0 * onebyfftLen;
 1758              		.loc 1 978 7 is_stmt 1 view .LVU789
 1759              		.loc 1 978 10 is_stmt 0 view .LVU790
 1760 037e 62EE872A 		vmul.f32	s5, s5, s14
 1761              	.LVL334:
 979:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p1 = a1 * onebyfftLen;
 1762              		.loc 1 979 7 is_stmt 1 view .LVU791
 1763              		.loc 1 979 10 is_stmt 0 view .LVU792
 1764 0382 23EE073A 		vmul.f32	s6, s6, s14
 1765              	.LVL335:
 980:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p2 = a2 * onebyfftLen;
 1766              		.loc 1 980 7 is_stmt 1 view .LVU793
 1767              		.loc 1 980 10 is_stmt 0 view .LVU794
 1768 0386 65EE875A 		vmul.f32	s11, s11, s14
 1769              	.LVL336:
 981:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p3 = a3 * onebyfftLen;
 1770              		.loc 1 981 7 is_stmt 1 view .LVU795
 1771              		.loc 1 981 10 is_stmt 0 view .LVU796
 1772 038a 26EE076A 		vmul.f32	s12, s12, s14
 1773              	.LVL337:
 982:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p4 = a4 * onebyfftLen;
 1774              		.loc 1 982 7 is_stmt 1 view .LVU797
 1775              		.loc 1 982 10 is_stmt 0 view .LVU798
 1776 038e 63EE874A 		vmul.f32	s9, s7, s14
 1777              	.LVL338:
 983:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p5 = a5 * onebyfftLen;
 1778              		.loc 1 983 7 is_stmt 1 view .LVU799
 1779              		.loc 1 983 10 is_stmt 0 view .LVU800
 1780 0392 24EE075A 		vmul.f32	s10, s8, s14
 1781              	.LVL339:
 984:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p6 = a6 * onebyfftLen;
 1782              		.loc 1 984 7 is_stmt 1 view .LVU801
 1783              		.loc 1 984 10 is_stmt 0 view .LVU802
 1784 0396 66EE876A 		vmul.f32	s13, s13, s14
 1785              	.LVL340:
 985:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       p7 = a7 * onebyfftLen;
 1786              		.loc 1 985 7 is_stmt 1 view .LVU803
 1787              		.loc 1 985 10 is_stmt 0 view .LVU804
 1788 039a 67EE877A 		vmul.f32	s15, s15, s14
 1789              	.LVL341:
 986:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 987:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = (xa+xb+xc+xd) * onebyfftLen */
 988:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[0] = p0;
 1790              		.loc 1 988 7 is_stmt 1 view .LVU805
 1791              		.loc 1 988 15 is_stmt 0 view .LVU806
 1792 039e C0ED002A 		vstr.32	s5, [r0]
 1793              	.LVL342:
 989:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = (ya+yb+yc+yd) * onebyfftLen */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 50


 990:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[1] = p1;
 1794              		.loc 1 990 7 is_stmt 1 view .LVU807
 1795              		.loc 1 990 15 is_stmt 0 view .LVU808
 1796 03a2 80ED013A 		vstr.32	s6, [r0, #4]
 1797              	.LVL343:
 991:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd) * onebyfftLen */
 992:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[2] = p2;
 1798              		.loc 1 992 7 is_stmt 1 view .LVU809
 1799              		.loc 1 992 15 is_stmt 0 view .LVU810
 1800 03a6 C0ED025A 		vstr.32	s11, [r0, #8]
 1801              	.LVL344:
 993:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
 994:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[3] = p3;
 1802              		.loc 1 994 7 is_stmt 1 view .LVU811
 1803              		.loc 1 994 15 is_stmt 0 view .LVU812
 1804 03aa 80ED036A 		vstr.32	s12, [r0, #12]
 1805              	.LVL345:
 995:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa-yb-xc+yd) * onebyfftLen */
 996:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[4] = p4;
 1806              		.loc 1 996 7 is_stmt 1 view .LVU813
 1807              		.loc 1 996 15 is_stmt 0 view .LVU814
 1808 03ae C0ED044A 		vstr.32	s9, [r0, #16]
 1809              	.LVL346:
 997:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya+xb-yc-xd) * onebyfftLen */
 998:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[5] = p5;
 1810              		.loc 1 998 7 is_stmt 1 view .LVU815
 1811              		.loc 1 998 15 is_stmt 0 view .LVU816
 1812 03b2 80ED055A 		vstr.32	s10, [r0, #20]
 1813              	.LVL347:
 999:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd) * onebyfftLen */
1000:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[6] = p6;
 1814              		.loc 1 1000 7 is_stmt 1 view .LVU817
 1815              		.loc 1 1000 15 is_stmt 0 view .LVU818
 1816 03b6 C0ED066A 		vstr.32	s13, [r0, #24]
 1817              	.LVL348:
1001:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya-xb-yc+xd) * onebyfftLen */
1002:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1[7] = p7;
 1818              		.loc 1 1002 7 is_stmt 1 view .LVU819
 1819              		.loc 1 1002 15 is_stmt 0 view .LVU820
 1820 03ba C0ED077A 		vstr.32	s15, [r0, #28]
 1821              	.LVL349:
1003:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1004:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* increment source pointer by 8 for next calculations */
1005:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ptr1 = ptr1 + 8U;
 1822              		.loc 1 1005 7 is_stmt 1 view .LVU821
 1823              		.loc 1 1005 12 is_stmt 0 view .LVU822
 1824 03be 2030     		adds	r0, r0, #32
 1825              	.LVL350:
1006:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1007:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    } while (--j);
 1826              		.loc 1 1007 13 is_stmt 1 discriminator 1 view .LVU823
 1827              		.loc 1 1007 13 is_stmt 0 discriminator 1 view .LVU824
 1828 03c0 013B     		subs	r3, r3, #1
 1829              	.LVL351:
 1830              		.loc 1 1007 13 discriminator 1 view .LVU825
 1831 03c2 ACD1     		bne	.L15
1008:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 51


1009:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #else
1010:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1011:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    float32_t t1, t2, r1, r2, s1, s2;
1012:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1013:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /* Run the below code for Cortex-M0 */
1014:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1015:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations for the first stage */
1016:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 = fftLen;
1017:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
1018:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1019:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculation of first stage */
1020:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (k = fftLen; k > 4U; k >>= 2U)
1021:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
1022:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Initializations for the first stage */
1023:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n1 = n2;
1024:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       n2 >>= 2U;
1025:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       ia1 = 0U;
1026:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1027:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Calculation of first stage */
1028:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       j = 0;
1029:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       do
1030:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       {
1031:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  index calculation for the coefficients */
1032:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia2 = ia1 + ia1;
1033:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia3 = ia2 + ia1;
1034:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co1 = pCoef[ia1 * 2U];
1035:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si1 = pCoef[(ia1 * 2U) + 1U];
1036:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co2 = pCoef[ia2 * 2U];
1037:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si2 = pCoef[(ia2 * 2U) + 1U];
1038:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          co3 = pCoef[ia3 * 2U];
1039:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          si3 = pCoef[(ia3 * 2U) + 1U];
1040:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1041:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          /*  Twiddle coefficients index modifier */
1042:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          ia1 = ia1 + twidCoefModifier;
1043:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1044:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          i0 = j;
1045:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          do
1046:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          {
1047:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  index calculation for the input as, */
1048:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
1049:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i1 = i0 + n2;
1050:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i2 = i1 + n2;
1051:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i3 = i2 + n2;
1052:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1053:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc */
1054:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)];
1055:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1056:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa - xc */
1057:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = pSrc[(2U * i0)] - pSrc[(2U * i2)];
1058:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1059:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya + yc */
1060:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
1061:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1062:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya - yc */
1063:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
1064:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1065:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb + xd */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 52


1066:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[2U * i1] + pSrc[2U * i3];
1067:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1068:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa' = xa + xb + xc + xd */
1069:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i0] = r1 + t1;
1070:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1071:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xa + xc -(xb + xd) */
1072:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r1 - t1;
1073:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1074:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb + yd */
1075:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
1076:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1077:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* ya' = ya + yb + yc + yd */
1078:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i0) + 1U] = s1 + t2;
1079:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1080:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya + yc) - (yb + yd) */
1081:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s1 - t2;
1082:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1083:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (yb - yd) */
1084:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
1085:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1086:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xb - xd) */
1087:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             t2 = pSrc[2U * i1] - pSrc[2U * i3];
1088:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1089:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
1090:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i1] = (r1 * co2) - (s1 * si2);
1091:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1092:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
1093:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i1) + 1U] = (s1 * co2) + (r1 * si2);
1094:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1095:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) - (yb - yd) */
1096:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r1 = r2 - t1;
1097:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1098:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (xa - xc) + (yb - yd) */
1099:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             r2 = r2 + t1;
1100:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1101:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) +  (xb - xd) */
1102:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s1 = s2 + t2;
1103:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1104:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* (ya - yc) -  (xb - xd) */
1105:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             s2 = s2 - t2;
1106:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1107:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
1108:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i2] = (r1 * co1) - (s1 * si1);
1109:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1110:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
1111:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i2) + 1U] = (s1 * co1) + (r1 * si1);
1112:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1113:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
1114:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[2U * i3] = (r2 * co3) - (s2 * si3);
1115:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1116:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
1117:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             pSrc[(2U * i3) + 1U] = (s2 * co3) + (r2 * si3);
1118:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1119:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****             i0 += n1;
1120:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          } while ( i0 < fftLen);
1121:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****          j++;
1122:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       } while (j <= (n2 - 1U));
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 53


1123:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       twidCoefModifier <<= 2U;
1124:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
1125:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Initializations of last stage */
1126:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n1 = n2;
1127:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    n2 >>= 2U;
1128:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1129:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    /*  Calculations of last stage */
1130:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
1131:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
1132:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  index calculation for the input as, */
1133:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
1134:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i1 = i0 + n2;
1135:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i2 = i1 + n2;
1136:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       i3 = i2 + n2;
1137:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1138:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /*  Butterfly implementation */
1139:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa + xc */
1140:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r1 = pSrc[2U * i0] + pSrc[2U * i2];
1141:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1142:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa - xc */
1143:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r2 = pSrc[2U * i0] - pSrc[2U * i2];
1144:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1145:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya + yc */
1146:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s1 = pSrc[(2U * i0) + 1U] + pSrc[(2U * i2) + 1U];
1147:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1148:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya - yc */
1149:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s2 = pSrc[(2U * i0) + 1U] - pSrc[(2U * i2) + 1U];
1150:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1151:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc + xd */
1152:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       t1 = pSrc[2U * i1] + pSrc[2U * i3];
1153:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1154:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xa' = xa + xb + xc + xd */
1155:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i0] = (r1 + t1) * onebyfftLen;
1156:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1157:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa + xb) - (xc + xd) */
1158:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r1 = r1 - t1;
1159:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1160:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb + yd */
1161:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       t2 = pSrc[(2U * i1) + 1U] + pSrc[(2U * i3) + 1U];
1162:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1163:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* ya' = ya + yb + yc + yd */
1164:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i0) + 1U] = (s1 + t2) * onebyfftLen;
1165:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1166:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya + yc) - (yb + yd) */
1167:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s1 = s1 - t2;
1168:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1169:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (yb-yd) */
1170:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       t1 = pSrc[(2U * i1) + 1U] - pSrc[(2U * i3) + 1U];
1171:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1172:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xb-xd) */
1173:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       t2 = pSrc[2U * i1] - pSrc[2U * i3];
1174:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1175:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
1176:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i1] = r1 * onebyfftLen;
1177:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1178:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
1179:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i1) + 1U] = s1 * onebyfftLen;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 54


1180:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1181:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) - (yb-yd) */
1182:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r1 = r2 - t1;
1183:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1184:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (xa - xc) + (yb-yd) */
1185:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       r2 = r2 + t1;
1186:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1187:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) + (xb-xd) */
1188:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s1 = s2 + t2;
1189:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1190:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* (ya - yc) - (xb-xd) */
1191:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       s2 = s2 - t2;
1192:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1193:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
1194:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i2] = r1 * onebyfftLen;
1195:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1196:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
1197:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i2) + 1U] = s1 * onebyfftLen;
1198:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1199:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
1200:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[2U * i3] = r2 * onebyfftLen;
1201:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1202:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
1203:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****       pSrc[(2U * i3) + 1U] = s2 * onebyfftLen;
1204:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
1205:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
1206:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** #endif /* #if defined (ARM_MATH_DSP) */
1207:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** }
 1832              		.loc 1 1207 1 view .LVU826
 1833 03c4 07B0     		add	sp, sp, #28
 1834              	.LCFI8:
 1835              		.cfi_def_cfa_offset 52
 1836              		@ sp needed
 1837 03c6 BDEC048B 		vldm	sp!, {d8-d9}
 1838              	.LCFI9:
 1839              		.cfi_restore 82
 1840              		.cfi_restore 83
 1841              		.cfi_restore 80
 1842              		.cfi_restore 81
 1843              		.cfi_def_cfa_offset 36
 1844 03ca BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1845              		.loc 1 1207 1 view .LVU827
 1846              		.cfi_endproc
 1847              	.LFE141:
 1849              		.section	.text.arm_cfft_radix4_f32,"ax",%progbits
 1850              		.align	1
 1851              		.global	arm_cfft_radix4_f32
 1852              		.syntax unified
 1853              		.thumb
 1854              		.thumb_func
 1856              	arm_cfft_radix4_f32:
 1857              	.LVL352:
 1858              	.LFB139:
  73:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    if (S->ifftFlag == 1U)
 1859              		.loc 1 73 1 is_stmt 1 view -0
 1860              		.cfi_startproc
 1861              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 55


 1862              		@ frame_needed = 0, uses_anonymous_args = 0
  73:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    if (S->ifftFlag == 1U)
 1863              		.loc 1 73 1 is_stmt 0 view .LVU829
 1864 0000 38B5     		push	{r3, r4, r5, lr}
 1865              	.LCFI10:
 1866              		.cfi_def_cfa_offset 16
 1867              		.cfi_offset 3, -16
 1868              		.cfi_offset 4, -12
 1869              		.cfi_offset 5, -8
 1870              		.cfi_offset 14, -4
 1871 0002 0446     		mov	r4, r0
 1872 0004 0D46     		mov	r5, r1
  74:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 1873              		.loc 1 74 4 is_stmt 1 view .LVU830
  74:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 1874              		.loc 1 74 9 is_stmt 0 view .LVU831
 1875 0006 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  74:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 1876              		.loc 1 74 7 view .LVU832
 1877 0008 012B     		cmp	r3, #1
 1878 000a 09D0     		beq	.L22
  82:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 1879              		.loc 1 82 7 is_stmt 1 view .LVU833
 1880 000c 8389     		ldrh	r3, [r0, #12]
 1881 000e 4268     		ldr	r2, [r0, #4]
 1882 0010 0188     		ldrh	r1, [r0]
 1883              	.LVL353:
  82:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 1884              		.loc 1 82 7 is_stmt 0 view .LVU834
 1885 0012 2846     		mov	r0, r5
 1886              	.LVL354:
  82:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 1887              		.loc 1 82 7 view .LVU835
 1888 0014 FFF7FEFF 		bl	arm_radix4_butterfly_f32
 1889              	.LVL355:
 1890              	.L19:
  85:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 1891              		.loc 1 85 4 is_stmt 1 view .LVU836
  85:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 1892              		.loc 1 85 9 is_stmt 0 view .LVU837
 1893 0018 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
  85:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    {
 1894              		.loc 1 85 7 view .LVU838
 1895 001a 012B     		cmp	r3, #1
 1896 001c 09D0     		beq	.L23
 1897              	.L17:
  91:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 1898              		.loc 1 91 1 view .LVU839
 1899 001e 38BD     		pop	{r3, r4, r5, pc}
 1900              	.LVL356:
 1901              	.L22:
  77:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 1902              		.loc 1 77 7 is_stmt 1 view .LVU840
 1903 0020 90ED040A 		vldr.32	s0, [r0, #16]
 1904 0024 8389     		ldrh	r3, [r0, #12]
 1905 0026 4268     		ldr	r2, [r0, #4]
 1906 0028 0188     		ldrh	r1, [r0]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 56


 1907              	.LVL357:
  77:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 1908              		.loc 1 77 7 is_stmt 0 view .LVU841
 1909 002a 2846     		mov	r0, r5
 1910              	.LVL358:
  77:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 1911              		.loc 1 77 7 view .LVU842
 1912 002c FFF7FEFF 		bl	arm_radix4_butterfly_inverse_f32
 1913              	.LVL359:
 1914 0030 F2E7     		b	.L19
 1915              	.L23:
  88:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c ****    }
 1916              		.loc 1 88 7 is_stmt 1 view .LVU843
 1917 0032 A368     		ldr	r3, [r4, #8]
 1918 0034 E289     		ldrh	r2, [r4, #14]
 1919 0036 2188     		ldrh	r1, [r4]
 1920 0038 2846     		mov	r0, r5
 1921 003a FFF7FEFF 		bl	arm_bitreversal_f32
 1922              	.LVL360:
  91:DSP/Source/TransformFunctions/arm_cfft_radix4_f32.c **** 
 1923              		.loc 1 91 1 is_stmt 0 view .LVU844
 1924 003e EEE7     		b	.L17
 1925              		.cfi_endproc
 1926              	.LFE139:
 1928              		.text
 1929              	.Letext0:
 1930              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1931              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1932              		.file 4 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s 			page 57


DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix4_f32.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s:21     .text.arm_radix4_butterfly_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s:27     .text.arm_radix4_butterfly_f32:00000000 arm_radix4_butterfly_f32
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s:917    .text.arm_radix4_butterfly_inverse_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s:923    .text.arm_radix4_butterfly_inverse_f32:00000000 arm_radix4_butterfly_inverse_f32
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s:1850   .text.arm_cfft_radix4_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccLOQs09.s:1856   .text.arm_cfft_radix4_f32:00000000 arm_cfft_radix4_f32

UNDEFINED SYMBOLS
arm_bitreversal_f32
