{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491489991408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491489991410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 11:46:31 2017 " "Processing started: Thu Apr  6 11:46:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491489991410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491489991410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491489991410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491489992309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009095 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009097 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009098 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009099 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009100 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009102 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009108 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009112 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009114 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009114 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009115 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009116 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009117 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009119 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009120 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009121 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009122 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009123 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491490009123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490009123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoBase " "Elaborating entity \"CircuitoBase\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491490009265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoxRodada BoxRodada:INTERFACE " "Elaborating entity \"BoxRodada\" for hierarchy \"BoxRodada:INTERFACE\"" {  } { { "VHDL/CircuitoBase.vhd" "INTERFACE" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009317 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "contaAtraso BoxRodada.vhd(7) " "VHDL Signal Declaration warning at BoxRodada.vhd(7): used implicit default value for signal \"contaAtraso\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491490009319 "|BoxRodada"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pulsoRodada BoxRodada.vhd(69) " "Verilog HDL or VHDL warning at BoxRodada.vhd(69): object \"s_pulsoRodada\" assigned a value but never read" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491490009319 "|BoxRodada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleRodada BoxRodada:INTERFACE\|controleRodada:C " "Elaborating entity \"controleRodada\" for hierarchy \"BoxRodada:INTERFACE\|controleRodada:C\"" {  } { { "VHDL/BoxRodada.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Atrasador BoxRodada:INTERFACE\|Atrasador:D " "Elaborating entity \"Atrasador\" for hierarchy \"BoxRodada:INTERFACE\|Atrasador:D\"" {  } { { "VHDL/BoxRodada.vhd" "D" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_inicio Atrasador.vhd(70) " "Verilog HDL or VHDL warning at Atrasador.vhd(70): object \"s_inicio\" assigned a value but never read" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491490009323 "|Atrasador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleAtrasador BoxRodada:INTERFACE\|Atrasador:D\|controleAtrasador:C " "Elaborating entity \"controleAtrasador\" for hierarchy \"BoxRodada:INTERFACE\|Atrasador:D\|controleAtrasador:C\"" {  } { { "VHDL/Atrasador.vhd" "C" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(24) " "VHDL Process Statement warning at controleAtrasador.vhd(24): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491490009326 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(30) " "VHDL Process Statement warning at controleAtrasador.vhd(30): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491490009326 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(41) " "VHDL Process Statement warning at controleAtrasador.vhd(41): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491490009326 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(48) " "VHDL Process Statement warning at controleAtrasador.vhd(48): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491490009327 "|Atrasador|controleAtrasador:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Eatual controleAtrasador.vhd(55) " "VHDL Process Statement warning at controleAtrasador.vhd(55): signal \"Eatual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491490009327 "|Atrasador|controleAtrasador:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Digit_BCD_Counter BoxRodada:INTERFACE\|Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso " "Elaborating entity \"Four_Digit_BCD_Counter\" for hierarchy \"BoxRodada:INTERFACE\|Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\"" {  } { { "VHDL/Atrasador.vhd" "ContadordoAtraso" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IC_74163 BoxRodada:INTERFACE\|Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1 " "Elaborating entity \"IC_74163\" for hierarchy \"BoxRodada:INTERFACE\|Atrasador:D\|Four_Digit_BCD_Counter:ContadordoAtraso\|IC_74163:IC_1\"" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "IC_1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare BoxRodada:INTERFACE\|Atrasador:D\|compare:C1 " "Elaborating entity \"compare\" for hierarchy \"BoxRodada:INTERFACE\|Atrasador:D\|compare:C1\"" {  } { { "VHDL/Atrasador.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_A compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"s_A\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491490009344 "|medidor|compare:geraRCO1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_B compare.vhd(11) " "Verilog HDL or VHDL warning at compare.vhd(11): object \"S_B\" assigned a value but never read" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491490009344 "|medidor|compare:geraRCO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBCD BoxRodada:INTERFACE\|Atrasador:D\|bitToBCD:Converte " "Elaborating entity \"bitToBCD\" for hierarchy \"BoxRodada:INTERFACE\|Atrasador:D\|bitToBCD:Converte\"" {  } { { "VHDL/Atrasador.vhd" "Converte" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador BoxRodada:INTERFACE\|Atrasador:D\|comparador:ContadordeConversao " "Elaborating entity \"comparador\" for hierarchy \"BoxRodada:INTERFACE\|Atrasador:D\|comparador:ContadordeConversao\"" {  } { { "VHDL/Atrasador.vhd" "ContadordeConversao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM " "Elaborating entity \"LFSR\" for hierarchy \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\"" {  } { { "VHDL/Atrasador.vhd" "PSEUDORANDOM" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009359 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta LFSR.vhd(16) " "Verilog HDL or VHDL warning at LFSR.vhd(16): object \"conta\" assigned a value but never read" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491490009361 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed LFSR.vhd(23) " "VHDL Process Statement warning at LFSR.vhd(23): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491490009361 "|BoxRodada|Atrasador:D|LFSR:PSEUDORANDOM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en BoxRodada:INTERFACE\|Atrasador:D\|reg16bits_en:Registrador " "Elaborating entity \"reg16bits_en\" for hierarchy \"BoxRodada:INTERFACE\|Atrasador:D\|reg16bits_en:Registrador\"" {  } { { "VHDL/Atrasador.vhd" "Registrador" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hierarquico BoxRodada:INTERFACE\|hierarquico:Medicao " "Elaborating entity \"hierarquico\" for hierarchy \"BoxRodada:INTERFACE\|hierarquico:Medicao\"" {  } { { "VHDL/BoxRodada.vhd" "Medicao" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor BoxRodada:INTERFACE\|hierarquico:Medicao\|medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"BoxRodada:INTERFACE\|hierarquico:Medicao\|medidor:M1\"" {  } { { "VHDL/hierarquico.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle BoxRodada:INTERFACE\|hierarquico:Medicao\|medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"BoxRodada:INTERFACE\|hierarquico:Medicao\|medidor:M1\|controle:C1\"" {  } { { "VHDL/medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador BoxRodada:INTERFACE\|hierarquico:Medicao\|controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"BoxRodada:INTERFACE\|hierarquico:Medicao\|controlador:C1\"" {  } { { "VHDL/hierarquico.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009386 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491490009388 "|BoxRodada|hierarquico:Medicao|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en2 BoxRodada:INTERFACE\|hierarquico:Medicao\|reg16bits_en2:R1 " "Elaborating entity \"reg16bits_en2\" for hierarchy \"BoxRodada:INTERFACE\|hierarquico:Medicao\|reg16bits_en2:R1\"" {  } { { "VHDL/hierarquico.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en BoxRodada:INTERFACE\|hierarquico:Medicao\|hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"BoxRodada:INTERFACE\|hierarquico:Medicao\|hex7seg_en:D1\"" {  } { { "VHDL/hierarquico.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:MultiplexadorFinal " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:MultiplexadorFinal\"" {  } { { "VHDL/CircuitoBase.vhd" "MultiplexadorFinal" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490009396 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491490012608 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[13\]~1\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[12\]~5\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[11\]~9\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[10\]~13\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[9\]~17\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[8\]~21\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[7\]~25\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[6\]~29\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[5\]~33\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[4\]~37\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[3\]~41\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[2\]~45\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[1\]~49\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[0\]~53\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[15\]~57\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\] BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61 " "Register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]\" is converted into an equivalent circuit using register \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~_emulated\" and latch \"BoxRodada:INTERFACE\|Atrasador:D\|LFSR:PSEUDORANDOM\|count\[14\]~61\"" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1491490012692 "|CircuitoBase|BoxRodada:INTERFACE|Atrasador:D|LFSR:PSEUDORANDOM|count[14]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1491490012692 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "contaAtraso GND " "Pin \"contaAtraso\" is stuck at GND" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491490012966 "|CircuitoBase|contaAtraso"} { "Warning" "WMLS_MLS_STUCK_PIN" "estadoRodada\[3\] GND " "Pin \"estadoRodada\[3\]\" is stuck at GND" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491490012966 "|CircuitoBase|estadoRodada[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estadoAtrasador\[3\] GND " "Pin \"estadoAtrasador\[3\]\" is stuck at GND" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491490012966 "|CircuitoBase|estadoAtrasador[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1491490012966 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491490013485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491490014720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491490015143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491490015143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "493 " "Implemented 493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491490015392 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491490015392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "438 " "Implemented 438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491490015392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491490015392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1250 " "Peak virtual memory: 1250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491490015411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 11:46:55 2017 " "Processing ended: Thu Apr  6 11:46:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491490015411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491490015411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491490015411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491490015411 ""}
