// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
// Date        : Thu Nov  2 14:46:49 2017
// Host        : LAPTOP-BBTT6KDL running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ALU_two_4_input_nand_gate_1_1_stub.v
// Design      : ALU_two_4_input_nand_gate_1_1
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "two_4_input_nand_gate,Vivado 2017.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(A1, B1, C1, D1, A2, B2, C2, D2, Y1, Y2)
/* synthesis syn_black_box black_box_pad_pin="A1,B1,C1,D1,A2,B2,C2,D2,Y1,Y2" */;
  input A1;
  input B1;
  input C1;
  input D1;
  input A2;
  input B2;
  input C2;
  input D2;
  output Y1;
  output Y2;
endmodule
