// Seed: 1307209445
module module_0 (
    input supply1 id_0,
    output wand id_1
);
  tri1 id_3 = 1;
endmodule
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input wire id_2,
    input wand module_1,
    output tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    output logic id_7,
    input supply0 id_8,
    output uwire id_9
);
  initial begin : LABEL_0
    id_7 <= id_8;
  end
  module_0 modCall_1 (
      id_0,
      id_9
  );
  assign modCall_1.id_0 = 0;
  always @(-1 or posedge 1) begin : LABEL_1
    id_7 <= id_2;
  end
endmodule
