{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623333790635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623333790638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 16:03:10 2021 " "Processing started: Thu Jun 10 16:03:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623333790638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623333790638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623333790638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1623333790873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setup_control-structure " "Found design unit 1: setup_control-structure" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333791392 ""} { "Info" "ISGN_ENTITY_NAME" "1 setup_control " "Found entity 1: setup_control" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333791392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623333791392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramstix_gpmc_driver-behavior " "Found design unit 1: ramstix_gpmc_driver-behavior" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333791393 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramstix_gpmc_driver " "Found entity 1: ramstix_gpmc_driver" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/ramstix_gpmc_driver.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333791393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623333791393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-timesone " "Found design unit 1: encoder-timesone" {  } { { "../opd_9/encoder.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333791395 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../opd_9/encoder.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623333791395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623333791395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "setup_control " "Elaborating entity \"setup_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623333791469 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "in_reg1 setup_control.vhd(88) " "VHDL Signal Declaration warning at setup_control.vhd(88): used explicit default value for signal \"in_reg1\" because signal was never assigned a value" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1623333791470 "|setup_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramstix_gpmc_driver ramstix_gpmc_driver:gpmc_driver " "Elaborating entity \"ramstix_gpmc_driver\" for hierarchy \"ramstix_gpmc_driver:gpmc_driver\"" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "gpmc_driver" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623333791473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder_comp " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder_comp\"" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "encoder_comp" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623333791483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1623333792743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623333794584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623333794584 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_FPGA_IRQ " "No output dependent on input pin \"GPMC_FPGA_IRQ\"" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623333794765 "|setup_control|GPMC_FPGA_IRQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPMC_CLK " "No output dependent on input pin \"GPMC_CLK\"" {  } { { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623333794765 "|setup_control|GPMC_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1623333794765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "982 " "Implemented 982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623333794765 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623333794765 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1623333794765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "948 " "Implemented 948 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623333794765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623333794765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623333794777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 16:03:14 2021 " "Processing ended: Thu Jun 10 16:03:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623333794777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623333794777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623333794777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623333794777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623333797091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623333797092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 16:03:16 2021 " "Processing started: Thu Jun 10 16:03:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623333797092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623333797092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off setup_control -c setup_control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off setup_control -c setup_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623333797092 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623333797131 ""}
{ "Info" "0" "" "Project  = setup_control" {  } {  } 0 0 "Project  = setup_control" 0 0 "Fitter" 0 0 1623333797133 ""}
{ "Info" "0" "" "Revision = setup_control" {  } {  } 0 0 "Revision = setup_control" 0 0 "Fitter" 0 0 1623333797133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1623333797223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "setup_control EP3C40Q240C8 " "Selected device EP3C40Q240C8 for design \"setup_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623333797304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623333797373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623333797374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623333797374 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623333797530 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1623333797912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1623333797912 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1623333797912 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_9/opd_9_second/" { { 0 { 0 ""} 0 1204 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1623333797921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_9/opd_9_second/" { { 0 { 0 ""} 0 1206 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1623333797921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_9/opd_9_second/" { { 0 { 0 ""} 0 1208 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1623333797921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_9/opd_9_second/" { { 0 { 0 ""} 0 1210 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1623333797921 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_9/opd_9_second/" { { 0 { 0 ""} 0 1212 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1623333797921 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1623333797921 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_162 IOPAD_X67_Y27_N21 " "Can't place multiple pins assigned to pin location Pin_162 (IOPAD_X67_Y27_N21)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "ENC1B Pin_162 IOPAD_X67_Y27_N21 " "Pin ENC1B is assigned to pin location Pin_162 (IOPAD_X67_Y27_N21)" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ENC1B } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENC1B" } } } } { "../opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" "" { Text "/home/esl22/git/ESL_lab/opd_9/opd_9/Templates/gpmc_fpga_template/fpga/setup_control.vhd" 33 0 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENC1B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_9/opd_9_second/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1623333797924 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_nCEO~ Pin_162 IOPAD_X67_Y27_N21 " "Pin ~ALTERA_nCEO~ is assigned to pin location Pin_162 (IOPAD_X67_Y27_N21)" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/opd_9/opd_9_second/" { { 0 { 0 ""} 0 1212 9662 10382 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1623333797924 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1623333797924 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623333797926 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1623333798226 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1623333798227 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623333798358 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 10 16:03:18 2021 " "Processing ended: Thu Jun 10 16:03:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623333798358 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623333798358 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623333798358 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623333798358 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623333798475 ""}
