name: MDF1
description: Multi-function digital filter
groupName: MDF
baseAddress: 1073893376
registers:
- name: GCR
  displayName: GCR
  description: MDF global control register
  addressOffset: 0
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TRGO
    description: TRGO
    bitOffset: 0
    bitWidth: 1
  - name: ILVNB
    description: ILVNB
    bitOffset: 4
    bitWidth: 4
- name: CKGCR
  displayName: CKGCR
  description: MDF clock generator control register
  addressOffset: 4
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: CKGDEN
    description: CKGDEN
    bitOffset: 0
    bitWidth: 1
  - name: CCK0EN
    description: CCK0EN
    bitOffset: 1
    bitWidth: 1
  - name: CCK1EN
    description: CCK1EN
    bitOffset: 2
    bitWidth: 1
  - name: CKGMOD
    description: CKGMOD
    bitOffset: 4
    bitWidth: 1
  - name: CCK0DIR
    description: CCK0DIR
    bitOffset: 5
    bitWidth: 1
  - name: CCK1DIR
    description: CCK1DIR
    bitOffset: 6
    bitWidth: 1
  - name: TRGSENS
    description: TRGSENS
    bitOffset: 8
    bitWidth: 1
  - name: TRGSRC
    description: TRGSRC
    bitOffset: 12
    bitWidth: 4
  - name: CCKDIV
    description: CCKDIV
    bitOffset: 16
    bitWidth: 4
  - name: PROCDIV
    description: PROCDIV
    bitOffset: 24
    bitWidth: 7
  - name: CKGACTIVE
    description: CKGACTIVE
    bitOffset: 31
    bitWidth: 1
- name: MDF_SITF0CR
  displayName: MDF_SITF0CR
  description: This register is used to control the serial interfaces (SITFx).
  addressOffset: 128
  size: 32
  resetValue: 7936
  fields:
  - name: SITFEN
    description: 'Serial interface enable Set and cleared by software. This bit is
      used to enable/disable the serial interface. - 0: Serial interface disabled
      - 1: Serial interface enabled'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: SCKSRC
    description: 'Serial clock source Set and cleared by software. This bit is used
      to select the clock source of the serial interface. - 00: Serial clock source
      is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is
      MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 1
    bitWidth: 2
    access: read-write
  - name: SITFMOD
    description: 'Serial interface type Set and cleared by software. This field is
      used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER)
      SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0,
      falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling
      edge = logic 0 This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 4
    bitWidth: 2
    access: read-write
  - name: STH
    description: 'Manchester Symbol threshold / SPI threshold Set and cleared by software.
      This field is used for Manchester mode, in order to define the expected symbol
      threshold levels. Please refer to Section : Manchester mode for details on computation.
      In addition this field is used to define the timeout value for the clock absence
      detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 5
    access: read-write
  - name: SITFACTIVE
    description: 'Serial interface Active flag Set and cleared by hardware. This flag
      must be used by the application in order to check if the serial interface is
      effectively enabled (active) or not. The protected fields of this function can
      only be updated when the SITFACTIVE is set , please refer to Section 1.4.15:
      Register protection for details. The delay between a transition on SITFEN and
      a transition on SITFACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck.
      - 0: The serial interface is not active, and can be configured if needed - 1:
      The serial interface is active, and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_BSMX0CR
  displayName: MDF_BSMX0CR
  description: This register is used to select the bitstream to be provided to the
    corresponding digital filter and to the SCD.
  addressOffset: 132
  size: 32
  resetValue: 0
  fields:
  - name: BSSEL
    description: 'Bitstream Selection Set and cleared by software. This field is used
      to select the bitstream to be processed for the digital filter x and for the
      SCDx. The size of this field depends on the number of DFLTx instantiated. If
      the BSSEL is selecting an input which is not instantiated, the MDF will select
      the valid stream bs[x]_F having the higher index number. - 00000: The bitstream
      bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided
      to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx
      (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx
      (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and
      SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx
      and SCDx (if instantiated) This field can be write-protected, please refer to
      Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: BSMXACTIVE
    description: 'BSMX Active flag Set and cleared by hardware. This flag must be
      used by the application in order to check if the BSMX is effectively enabled
      (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set .
      The BSMXACTIVE flag is a logical  between OLDACTIVE, DFLTACTIVE, and SCDACTIVE
      flags. Both of them must be set  in order update BSSEL[4:0] field. - 0: The
      BSMX is not active, and can be configured if needed - 1: The BSMX is active,
      and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT0CR
  displayName: MDF_DFLT0CR
  description: This register is used to control the digital filter x.
  addressOffset: 136
  size: 32
  resetValue: 0
  fields:
  - name: DFLTEN
    description: 'Digital Filter Enable Set and cleared by software. This bit is used
      to control the start of acquisition of the corresponding digital filter path.
      The behavior of this bit depends on ACQMOD and external events. or the acquisition
      starts when the proper trigger event occurs if ACQMOD =  01x . The serial or
      parallel interface delivering the samples shall be enabled as well. - 0: The
      acquisition is stopped immediately - 1: The acquisition is immediately started
      if ACQMOD =  00x  or  1xx ,'
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: DMAEN
    description: 'DMA Requests Enable Set and cleared by software. This bit is used
      to control the generation of DMA request in order to transfer the processed
      samples into the memory. - 0: The DMA interface for the corresponding digital
      filter is disabled - 1: The DMA interface for the corresponding digital filter
      is enabled This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: FTH
    description: RXFIFO Threshold selection Set and cleared by software.
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: ACQMOD
    description: 'Digital filter Trigger mode Set and cleared by software. This field
      is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition
      mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous
      acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window,
      continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 4
    bitWidth: 3
    access: read-write
  - name: TRGSENS
    description: 'Digital filter Trigger sensitivity selection Set and cleared by
      software. This field is used to select the trigger sensitivity of the external
      signals - 0: A rising edge event triggers the acquisition - 1: A falling edge
      even triggers the acquisition Note that when the trigger source is TRGO or OLDx
      event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity
      is forced to falling edge, when OLDx event is selected, the sensitivity is forced
      to rising edge. This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: TRGSRC
    description: 'Digital filter Trigger signal selection, Set and cleared by software.
      This field is used to select which external signals is used as trigger for the
      corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected
      - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field
      can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 12
    bitWidth: 4
    access: read-write
  - name: SNPSFMT
    description: 'Snapshot data format Set and cleared by software. This field is
      used to select the data format for the snapshot mode. - 0: The integrator counter
      (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution
      of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9]
      of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can
      be write-protected, please refer to Section 1.4.15: Register protection for
      details.'
    bitOffset: 16
    bitWidth: 1
    access: read-write
  - name: NBDIS
    description: 'Number of samples to be discarded Set and cleared by software. This
      field is used to define the number of samples to be discarded every time the
      DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2
      samples discarded ... - 255: 255 samples discarded This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 20
    bitWidth: 8
    access: read-write
  - name: DFLTRUN
    description: 'Digital filter Run Status Flag Set and cleared by hardware. This
      bit indicates if the digital filter is running or not. - 0: The digital filter
      is not running, and ready to accept a new trigger event - 1: The digital filter
      is running'
    bitOffset: 30
    bitWidth: 1
    access: read-only
  - name: DFLTACTIVE
    description: 'Digital filter Active Flag Set and cleared by hardware. This bit
      indicates if the digital filter is active: can be running or waiting for events.
      - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN
      bit) if needed - 1: The digital filter is active'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT0CICR
  displayName: MDF_DFLT0CICR
  description: This register is used to control the main CIC filter.
  addressOffset: 140
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DATSRC
    description: 'Source data for the digital filter Set and cleared by software.
      0x: Select the stream coming from the BSMX - 10: Select the stream coming from
      the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: CICMOD
    description: 'Select the CIC mode Set and cleared by software. This field allows
      the application to select the configuration and the order of the MCIC. When
      CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main
      CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector -
      000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured
      in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC
      (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters,
      and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split
      into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100:
      The CIC is configured in single sinc4 filter others: The CIC is configured in
      single sinc5 filter This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 3
  - name: MCICD
    description: 'CIC decimation ratio selection Set and cleared by software. This
      bit is used to allow the application to select the decimation ratio of the CIC.
      Decimation ratio smaller than 2 is not allowed. The decimation ratio is given
      by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation
      ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 9
  - name: SCALE
    description: 'Scaling factor selection Set and cleared by software. This field
      is used to allow the application to select the gain to be applied at CIC output.
      Please refer to Table 13: Possible gain values for details. If the application
      attempts to write a new gain value while the previous one is not yet applied,
      this new gain value is ignored. Reading back the SCALE[5:0] field will inform
      the application on the current gain value. - 100000: - 48.2 dB, or shift right
      by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift
      right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by
      1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB,
      or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits'
    bitOffset: 20
    bitWidth: 6
- name: MDF_DFLT0RSFR
  displayName: MDF_DFLT0RSFR
  description: This register is used to control the reshape and HPF filters.
  addressOffset: 144
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: RSFLTBYP
    description: 'Reshaper filter bypass Set and cleared by software. This bit is
      used to bypass the reshape filter and its decimation block. - 0: The reshape
      filter is not bypassed (Default value) - 1: The reshape filter is bypassed This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 0
    bitWidth: 1
  - name: RSFLTD
    description: 'Reshaper filter decimation ratio Set and cleared by software. This
      bit is used to select the decimation ratio for the reshape filter - 0: Decimation
      ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 1
  - name: HPFBYP
    description: 'High-Pass Filter bypass Set and cleared by software. This bit is
      used to bypass the high-pass filter. - 0: The high pass filter is not bypassed
      (Default value) - 1: The high pass filter is bypassed This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 7
    bitWidth: 1
  - name: HPFC
    description: 'High-pass filter cut-off frequency Set and cleared by software.
      This field is used to select the cut-off frequency of the high-pass filter.
      FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency
      = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency
      = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 8
    bitWidth: 2
- name: MDF_DFLT0INTR
  displayName: MDF_DFLT0INTR
  description: This register is used to the integrator (INT) settings.
  addressOffset: 148
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: INTDIV
    description: 'Integrator output division Set and cleared by software. This bit
      is used to rescale the signal at the integrator output in order keep the data
      width lower than 24 bits. - 00: The integrator data outputs are divided by 128
      (Default value) - 01: The integrator data outputs are divided by 32 - 10: The
      integrator data outputs are divided by 4 - 11: The integrator data outputs are
      not divided This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: INTVAL
    description: 'Integration value selection Set and cleared by software. This field
      is used to select the integration value. - 0: The integration value is 1, meaning
      bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration
      value is 3 ... - 127: The integration value is 128 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 7
- name: MDF_OLD0CR
  displayName: MDF_OLD0CR
  description: This register is used to configure the Out-of Limit Detector function.
  addressOffset: 152
  size: 32
  resetValue: 0
  fields:
  - name: OLDEN
    description: 'Over-Current Detector Enable Set and cleared by software. - 0: The
      OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC
      filter working in continuous mode.'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: THINB
    description: 'Threshold In band Set and cleared by software. - 0: The OLD generates
      an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value)
      - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher
      than OLDTHL This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: BKOLD
    description: 'Break signal assignment for out-of limit detector Set and cleared
      by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold
      event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event
      This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: ACICN
    description: 'OLD CIC order selection Set and cleared by software. This field
      allows the application to select the type, and the order of the ACIC. This field
      is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc
      filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter
      type This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 12
    bitWidth: 2
    access: read-write
  - name: ACICD
    description: 'OLD CIC decimation ratio selection Set and cleared by software.
      This field is used to allow the application to select the decimation ratio of
      the ACIC. This field is only taken into account by the MDF when CICMOD[2:0]
      =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is
      1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio
      is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please
      refer to Section 1.4.15: Register protection for details.'
    bitOffset: 17
    bitWidth: 5
    access: read-write
  - name: OLDACTIVE
    description: 'OLD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the OLD is effectively enabled (active)
      or not. The protected fields and registers of this function can only be updated
      when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection
      for details. The delay between a transition on OLDEN and a transition on OLDACTIVE
      is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not
      active, and can be configured if needed - 1: The OLD is active, and protected
      fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_OLD0THLR
  displayName: MDF_OLD0THLR
  description: This register is used for the adjustment of the Out-off Limit low threshold.
  addressOffset: 156
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHL
    description: 'OLD Low Threshold Value Set and cleared by software. OLDTHL represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHL. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 26
- name: MDF_OLD0THHR
  displayName: MDF_OLD0THHR
  description: This register is used for the adjustment of the Out-off Limit high
    threshold.
  addressOffset: 160
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHH
    description: 'OLD High Threshold Value Set and cleared by software. OLDTHH represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHH. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details'
    bitOffset: 0
    bitWidth: 26
- name: MDF_DLY0CR
  displayName: MDF_DLY0CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 164
  size: 32
  resetValue: 0
  fields:
  - name: SKPDLY
    description: 'Delay to apply to a bitstream Set and cleared by software. Defines
      the number of input samples that will be skipped. Skipping is applied immediately
      after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN
      =  1 . If SKPBF =  1  the value written into the register is ignored by the
      delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped,
      ... - 127: 127 input sample skipped,'
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: SKPBF
    description: 'Skip Busy flag Set and cleared by hardware. Shall be used in order
      to control if the delay sequence is completed. - 0: Reading  0  means that the
      MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means
      that last valid SKPDLY[6:0] is still under precessing.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_SCD0CR
  displayName: MDF_SCD0CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 168
  size: 32
  resetValue: 0
  fields:
  - name: SCDEN
    description: 'Short circuit detector enable Set and cleared by software. - 0:
      The short circuit detector is disabled, - 1: The short circuit detector is enabled,'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: BKSCD
    description: 'Break signal assignment for short circuit detector Set and cleared
      by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this
      SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD
      event This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: SCDT
    description: 'Short-circuit detector threshold Set and cleared by software. These
      bits are written by software to define the threshold counter for the short-circuit
      detector. If this value is reached, then a short-circuit detector event occurs
      on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event,
      - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s
      or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate
      an event, This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 12
    bitWidth: 8
    access: read-write
  - name: SCDACTIVE
    description: 'SCD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the SCD is effectively enabled (active)
      or not. The protected fields of this function can only be updated when the SCDACTIVE
      is set to    a   , please refer to Section 1.4.15: Register protection for details.
      The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods
      of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can
      be configured if needed - 1: The SCD is active, and protected fields cannot
      be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT0IER
  displayName: MDF_DFLT0IER
  description: This register is used for allowing or not the events to generate an
    interrupt.
  addressOffset: 172
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: FTHIE
    description: 'RXFIFO threshold interrupt enable Set and cleared by software. -
      0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled'
    bitOffset: 0
    bitWidth: 1
  - name: DOVRIE
    description: 'Data overflow interrupt enable Set and cleared by software. - 0:
      Data overflow interrupt disabled - 1: Data overflow interrupt enabled'
    bitOffset: 1
    bitWidth: 1
  - name: SSDRIE
    description: 'Snapshot data ready interrupt enable Set and cleared by software.
      - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt
      enabled'
    bitOffset: 2
    bitWidth: 1
  - name: OLDIE
    description: 'Out-of Limit interrupt enable Set and cleared by software. - 0:
      OLD event interrupt disabled - 1: OLD event interrupt enabled'
    bitOffset: 4
    bitWidth: 1
  - name: SSOVRIE
    description: 'Snapshot overrun interrupt enable Set and cleared by software. -
      0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled'
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: SCDIE
    description: 'Short-Circuit Detector interrupt enable Set and cleared by software.
      - 0: SCD interrupt disabled - 1: SCD interrupt enabled'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: SATIE
    description: 'Saturation detection interrupt enable Set and cleared by software.
      - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled'
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: CKABIE
    description: 'Clock absence detection interrupt enable Set and cleared by software.
      - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled'
    bitOffset: 10
    bitWidth: 1
  - name: RFOVRIE
    description: 'Reshape Filter Overrun interrupt enable Set and cleared by software.
      - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt
      enabled'
    bitOffset: 11
    bitWidth: 1
- name: MDF_DFLT0ISR
  displayName: MDF_DFLT0ISR
  description: MDF DFLT0 interrupt status register 0
  addressOffset: 176
  size: 32
  resetValue: 0
  fields:
  - name: FTHF
    description: FTHF
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: DOVRF
    description: 'Data overflow flag Set by hardware, and cleared by software by writing
      this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has
      no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears
      this flag.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: SSDRF
    description: 'Snapshot data ready flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no data is available
      on , writing  0  has no effect. - 1: Reading  1  means that a new data is available
      on , writing  1  clears this flag.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: RXNEF
    description: 'RXFIFO Not Empty flag Set and cleared by hardware according to the
      RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means
      that the RXFIFO is not empty.'
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: OLDF
    description: 'Out-of Limit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected,
      writing  1  clears THHF, THLF and OLDF flags.'
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: THLF
    description: 'Low threshold status flag Set by hardware, and cleared by software
      by writing this bit to  1 . This flag indicates the status of the low threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was higher than OLDTHL when the last
      OLD event occurred. - 1: The signal was lower than OLDTHL when the last OLD
      event occurred.'
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: THHF
    description: 'High threshold status flag Set by hardware, and cleared by software
      by writing this bit to  1 . This flag indicates the status of the high threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHH when the last OLD
      event occurred. - 1: The signal was higher than OLDTHH when the last OLD event
      occurred.'
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: SSOVRF
    description: 'Snapshot overrun flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event
      is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot
      overrun event is detected, writing  1  clears this flag.'
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: SCDF
    description: 'Short-Circuit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected,
      writing  1  clears this flag.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: SATF
    description: 'Saturation detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected,
      writing  0  has no effect. - 1: Reading  1  means that a saturation is detected,
      writing  1  clears this flag.'
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: CKABF
    description: 'Clock absence detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no clock absence is
      detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence
      is detected, writing  1  clears this flag.'
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: RFOVRF
    description: 'Reshape Filter Overrun detection flag Set by hardware, and cleared
      by software by writing this bit to  1 . - 0: Reading  0  means that no reshape
      filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means
      that reshape filter overrun is detected, writing  1  clears this flag.'
    bitOffset: 11
    bitWidth: 1
    access: read-write
- name: MDF_OEC0CR
  displayName: MDF_OEC0CR
  description: This register contains the offset compensation value.
  addressOffset: 180
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OFFSET
    description: Offset error compensation Set and cleared by software. If the application
      attempts to write a new offset value while the previous one is not yet applied,
      this new offset value is ignored. Reading back the OFFSET[25:0] field will inform
      the application on the current offset value. OFFSET[25:0] represents the value
      to be subtracted to the signal before going to the SCALE.
    bitOffset: 0
    bitWidth: 26
    access: read-write
- name: MDF_SNPS0DR
  displayName: MDF_SNPS0DR
  description: This register is used to read the data processed by each digital filter
    in snapshot mode.
  addressOffset: 236
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: MCICDC
    description: Contains the MCIC decimation counter value at the moment of the last
      trigger event occurs (MCIC_CNT)
    bitOffset: 0
    bitWidth: 9
  - name: EXTSDR
    description: Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit
      7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1
      , this field contains the INT accumulator counter value at the moment of the
      last trigger event occurs (INT_CNT).
    bitOffset: 9
    bitWidth: 7
  - name: SDR
    description: Contains the 16 MSB of the last valid data processed by the digital
      filter.
    bitOffset: 16
    bitWidth: 16
- name: MDF_DFLT0DR
  displayName: MDF_DFLT0DR
  description: This register is used to read the data processed by each digital filter.
  addressOffset: 240
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: DR
    description: Data processed by digital filter.
    bitOffset: 8
    bitWidth: 24
- name: MDF_SITF1CR
  displayName: MDF_SITF1CR
  description: This register is used to control the serial interfaces (SITFx).
  addressOffset: 256
  size: 32
  resetValue: 7936
  fields:
  - name: SITFEN
    description: 'Serial interface enable Set and cleared by software. This bit is
      used to enable/disable the serial interface. - 0: Serial interface disabled
      - 1: Serial interface enabled'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: SCKSRC
    description: 'Serial clock source Set and cleared by software. This bit is used
      to select the clock source of the serial interface. - 00: Serial clock source
      is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is
      MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 1
    bitWidth: 2
    access: read-write
  - name: SITFMOD
    description: 'Serial interface type Set and cleared by software. This field is
      used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER)
      SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0,
      falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling
      edge = logic 0 This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 4
    bitWidth: 2
    access: read-write
  - name: STH
    description: 'Manchester Symbol threshold / SPI threshold Set and cleared by software.
      This field is used for Manchester mode, in order to define the expected symbol
      threshold levels. Please refer to Section : Manchester mode for details on computation.
      In addition this field is used to define the timeout value for the clock absence
      detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 5
    access: read-write
  - name: SITFACTIVE
    description: Serial interface Active flag
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_BSMX1CR
  displayName: MDF_BSMX1CR
  description: This register is used to select the bitstream to be provided to the
    corresponding digital filter and to the SCD.
  addressOffset: 260
  size: 32
  resetValue: 0
  fields:
  - name: BSSEL
    description: 'Bitstream Selection Set and cleared by software. This field is used
      to select the bitstream to be processed for the digital filter x and for the
      SCDx. The size of this field depends on the number of DFLTx instantiated. If
      the BSSEL is selecting an input which is not instantiated, the MDF will select
      the valid stream bs[x]_F having the higher index number. - 00000: The bitstream
      bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided
      to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx
      (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx
      (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and
      SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx
      and SCDx (if instantiated) This field can be write-protected, please refer to
      Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: BSMXACTIVE
    description: 'BSMX Active flag Set and cleared by hardware. This flag must be
      used by the application in order to check if the BSMX is effectively enabled
      (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set .
      The BSMXACTIVE flag is a logical  between OLDACTIVE, DFLTACTIVE, and SCDACTIVE
      flags. Both of them must be set  in order update BSSEL[4:0] field. - 0: The
      BSMX is not active, and can be configured if needed - 1: The BSMX is active,
      and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT1CR
  displayName: MDF_DFLT1CR
  description: This register is used to control the digital filter x.
  addressOffset: 264
  size: 32
  resetValue: 0
  fields:
  - name: DFLTEN
    description: 'Digital Filter Enable Set and cleared by software. This bit is used
      to control the start of acquisition of the corresponding digital filter path.
      The behavior of this bit depends on ACQMOD and external events. or the acquisition
      starts when the proper trigger event occurs if ACQMOD =  01x . The serial or
      parallel interface delivering the samples shall be enabled as well. - 0: The
      acquisition is stopped immediately - 1: The acquisition is immediately started
      if ACQMOD =  00x  or  1xx ,'
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: DMAEN
    description: 'DMA Requests Enable Set and cleared by software. This bit is used
      to control the generation of DMA request in order to transfer the processed
      samples into the memory. - 0: The DMA interface for the corresponding digital
      filter is disabled - 1: The DMA interface for the corresponding digital filter
      is enabled This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: FTH
    description: 'RXFIFO Threshold selection Set and cleared by software. This bit
      is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs
      working in interleaved transfer mode. Refer to Section 1.4.13.4: Using the interleaved
      transfer mode for details. - 0: RXFIFO threshold event generated when the RXFIFO
      is not empty - 1: RXFIFO threshold event generated when the RXFIFO is half-full
      This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: ACQMOD
    description: 'Digital filter Trigger mode Set and cleared by software. This field
      is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition
      mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous
      acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window,
      continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 4
    bitWidth: 3
    access: read-write
  - name: TRGSENS
    description: 'Digital filter Trigger sensitivity selection Set and cleared by
      software. This field is used to select the trigger sensitivity of the external
      signals - 0: A rising edge event triggers the acquisition - 1: A falling edge
      even triggers the acquisition Note that when the trigger source is TRGO or OLDx
      event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity
      is forced to falling edge, when OLDx event is selected, the sensitivity is forced
      to rising edge. This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: TRGSRC
    description: 'Digital filter Trigger signal selection, Set and cleared by software.
      This field is used to select which external signals is used as trigger for the
      corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected
      - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field
      can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 12
    bitWidth: 4
    access: read-write
  - name: SNPSFMT
    description: 'Snapshot data format Set and cleared by software. This field is
      used to select the data format for the snapshot mode. - 0: The integrator counter
      (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution
      of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9]
      of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can
      be write-protected, please refer to Section 1.4.15: Register protection for
      details.'
    bitOffset: 16
    bitWidth: 1
    access: read-write
  - name: NBDIS
    description: 'Number of samples to be discarded Set and cleared by software. This
      field is used to define the number of samples to be discarded every time the
      DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2
      samples discarded ... - 255: 255 samples discarded This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 20
    bitWidth: 8
    access: read-write
  - name: DFLTRUN
    description: 'Digital filter Run Status Flag Set and cleared by hardware. This
      bit indicates if the digital filter is running or not. - 0: The digital filter
      is not running, and ready to accept a new trigger event - 1: The digital filter
      is running'
    bitOffset: 30
    bitWidth: 1
    access: read-only
  - name: DFLTACTIVE
    description: 'Digital filter Active Flag Set and cleared by hardware. This bit
      indicates if the digital filter is active: can be running or waiting for events.
      - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN
      bit) if needed - 1: The digital filter is active'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT1CICR
  displayName: MDF_DFLT1CICR
  description: This register is used to control the main CIC filter.
  addressOffset: 268
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DATSRC
    description: 'Source data for the digital filter Set and cleared by software.
      0x: Select the stream coming from the BSMX - 10: Select the stream coming from
      the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: CICMOD
    description: 'Select the CIC mode Set and cleared by software. This field allows
      the application to select the configuration and the order of the MCIC. When
      CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main
      CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector -
      000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured
      in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC
      (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters,
      and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split
      into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100:
      The CIC is configured in single sinc4 filter others: The CIC is configured in
      single sinc5 filter This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 3
  - name: MCICD
    description: 'CIC decimation ratio selection Set and cleared by software. This
      bit is used to allow the application to select the decimation ratio of the CIC.
      Decimation ratio smaller than 2 is not allowed. The decimation ratio is given
      by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation
      ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 9
  - name: SCALE
    description: 'Scaling factor selection Set and cleared by software. This field
      is used to allow the application to select the gain to be applied at CIC output.
      Please refer to Table 13: Possible gain values for details. If the application
      attempts to write a new gain value while the previous one is not yet applied,
      this new gain value is ignored. Reading back the SCALE[5:0] field will inform
      the application on the current gain value. - 100000: - 48.2 dB, or shift right
      by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift
      right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by
      1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB,
      or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits'
    bitOffset: 20
    bitWidth: 6
- name: MDF_DFLT1RSFR
  displayName: MDF_DFLT1RSFR
  description: This register is used to control the reshape and HPF filters.
  addressOffset: 272
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: RSFLTBYP
    description: 'Reshaper filter bypass Set and cleared by software. This bit is
      used to bypass the reshape filter and its decimation block. - 0: The reshape
      filter is not bypassed (Default value) - 1: The reshape filter is bypassed This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 0
    bitWidth: 1
  - name: RSFLTD
    description: 'Reshaper filter decimation ratio Set and cleared by software. This
      bit is used to select the decimation ratio for the reshape filter - 0: Decimation
      ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 1
  - name: HPFBYP
    description: 'High-Pass Filter bypass Set and cleared by software. This bit is
      used to bypass the high-pass filter. - 0: The high pass filter is not bypassed
      (Default value) - 1: The high pass filter is bypassed This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 7
    bitWidth: 1
  - name: HPFC
    description: 'High-pass filter cut-off frequency Set and cleared by software.
      This field is used to select the cut-off frequency of the high-pass filter.
      FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency
      = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency
      = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 8
    bitWidth: 2
- name: MDF_DFLT1INTR
  displayName: MDF_DFLT1INTR
  description: This register is used to the integrator (INT) settings.
  addressOffset: 276
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: INTDIV
    description: 'Integrator output division Set and cleared by software. This bit
      is used to rescale the signal at the integrator output in order keep the data
      width lower than 24 bits. - 00: The integrator data outputs are divided by 128
      (Default value) - 01: The integrator data outputs are divided by 32 - 10: The
      integrator data outputs are divided by 4 - 11: The integrator data outputs are
      not divided This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: INTVAL
    description: 'Integration value selection Set and cleared by software. This field
      is used to select the integration value. - 0: The integration value is 1, meaning
      bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration
      value is 3 ... - 127: The integration value is 128 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 7
- name: MDF_OLD1CR
  displayName: MDF_OLD1CR
  description: This register is used to configure the Out-of Limit Detector function.
  addressOffset: 280
  size: 32
  resetValue: 0
  fields:
  - name: OLDEN
    description: 'Over-Current Detector Enable Set and cleared by software. - 0: The
      OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC
      filter working in continuous mode.'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: THINB
    description: 'Threshold In band Set and cleared by software. - 0: The OLD generates
      an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value)
      - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher
      than OLDTHL This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: BKOLD
    description: 'Break signal assignment for out-of limit detector Set and cleared
      by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold
      event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event
      This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: ACICN
    description: 'OLD CIC order selection Set and cleared by software. This field
      allows the application to select the type, and the order of the ACIC. This field
      is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc
      filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter
      type This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 12
    bitWidth: 2
    access: read-write
  - name: ACICD
    description: 'OLD CIC decimation ratio selection Set and cleared by software.
      This field is used to allow the application to select the decimation ratio of
      the ACIC. This field is only taken into account by the MDF when CICMOD[2:0]
      =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is
      1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio
      is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please
      refer to Section 1.4.15: Register protection for details.'
    bitOffset: 17
    bitWidth: 5
    access: read-write
  - name: OLDACTIVE
    description: 'OLD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the OLD is effectively enabled (active)
      or not. The protected fields and registers of this function can only be updated
      when the OLDACTIVE is set to   , please refer to Section 1.4.15: Register protection
      for details. The delay between a transition on OLDEN and a transition on OLDACTIVE
      is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not
      active, and can be configured if needed - 1: The OLD is active, and protected
      fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_OLD1THLR
  displayName: MDF_OLD1THLR
  description: This register is used for the adjustment of the Out-off Limit low threshold.
  addressOffset: 284
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHL
    description: 'OLD Low Threshold Value Set and cleared by software. OLDTHL represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHL. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 26
- name: MDF_OLD1THHR
  displayName: MDF_OLD1THHR
  description: This register is used for the adjustment of the Out-off Limit high
    threshold.
  addressOffset: 288
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHH
    description: 'OLD High Threshold Value Set and cleared by software. OLDTHH represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHH. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details'
    bitOffset: 0
    bitWidth: 26
- name: MDF_DLY1CR
  displayName: MDF_DLY1CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 292
  size: 32
  resetValue: 0
  fields:
  - name: SKPDLY
    description: 'Delay to apply to a bitstream Set and cleared by software. Defines
      the number of input samples that will be skipped. Skipping is applied immediately
      after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN
      =  1 . If SKPBF =  1  the value written into the register is ignored by the
      delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped,
      ... - 127: 127 input sample skipped,'
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: SKPBF
    description: 'Skip Busy flag Set and cleared by hardware. Shall be used in order
      to control if the delay sequence is completed. - 0: Reading  0  means that the
      MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means
      that last valid SKPDLY[6:0] is still under precessing.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_SCD1CR
  displayName: MDF_SCD1CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 296
  size: 32
  resetValue: 0
  fields:
  - name: SCDEN
    description: 'Short circuit detector enable Set and cleared by software. - 0:
      The short circuit detector is disabled, - 1: The short circuit detector is enabled,'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: BKSCD
    description: 'Break signal assignment for short circuit detector Set and cleared
      by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this
      SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD
      event This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: SCDT
    description: 'Short-circuit detector threshold Set and cleared by software. These
      bits are written by software to define the threshold counter for the short-circuit
      detector. If this value is reached, then a short-circuit detector event occurs
      on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event,
      - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s
      or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate
      an event, This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 12
    bitWidth: 8
    access: read-write
  - name: SCDACTIVE
    description: 'SCD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the SCD is effectively enabled (active)
      or not. The protected fields of this function can only be updated when the SCDACTIVE
      is set to    a   , please refer to Section 1.4.15: Register protection for details.
      The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods
      of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can
      be configured if needed - 1: The SCD is active, and protected fields cannot
      be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT1IER
  displayName: MDF_DFLT1IER
  description: MDF DFLTx interrupt enable register x
  addressOffset: 300
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: FTHIE
    description: 'RXFIFO threshold interrupt enable Set and cleared by software. -
      0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled'
    bitOffset: 0
    bitWidth: 1
  - name: DOVRIE
    description: 'Data overflow interrupt enable Set and cleared by software. - 0:
      Data overflow interrupt disabled - 1: Data overflow interrupt enabled'
    bitOffset: 1
    bitWidth: 1
  - name: SSDRIE
    description: 'Snapshot data ready interrupt enable Set and cleared by software.
      - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt
      enabled'
    bitOffset: 2
    bitWidth: 1
  - name: OLDIE
    description: 'Out-of Limit interrupt enable Set and cleared by software. - 0:
      OLD event interrupt disabled - 1: OLD event interrupt enabled'
    bitOffset: 4
    bitWidth: 1
  - name: SSOVRIE
    description: 'Snapshot overrun interrupt enable Set and cleared by software. -
      0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled'
    bitOffset: 7
    bitWidth: 1
  - name: SCDIE
    description: 'Short-Circuit Detector interrupt enable Set and cleared by software.
      - 0: SCD interrupt disabled - 1: SCD interrupt enabled'
    bitOffset: 8
    bitWidth: 1
  - name: SATIE
    description: 'Saturation detection interrupt enable Set and cleared by software.
      - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled'
    bitOffset: 9
    bitWidth: 1
  - name: CKABIE
    description: 'Clock absence detection interrupt enable Set and cleared by software.
      - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled'
    bitOffset: 10
    bitWidth: 1
  - name: RFOVRIE
    description: 'Reshape Filter Overrun interrupt enable Set and cleared by software.
      - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt
      enabled'
    bitOffset: 11
    bitWidth: 1
- name: MDF_DFLT1ISR
  displayName: MDF_DFLT1ISR
  description: This register contains the status flags for each digital filter path.
  addressOffset: 304
  size: 32
  resetValue: 0
  fields:
  - name: FTHF
    description: 'RXFIFO threshold flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is
      not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO
      reached the threshold, writing  1  clears this flag.'
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: DOVRF
    description: 'Data overflow flag Set by hardware, and cleared by software by writing
      this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has
      no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears
      this flag.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: SSDRF
    description: 'Snapshot data ready flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no data is available
      on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new
      data is available on MDF_SNPSxDR, writing  1  clears this flag.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: RXNEF
    description: 'RXFIFO Not Empty flag Set and cleared by hardware according to the
      RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means
      that the RXFIFO is not empty.'
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: OLDF
    description: 'Out-of Limit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected,
      writing  1  clears THHF, THLF and OLDF flags.'
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: THLF
    description: 'Low threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the low threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last
      OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD
      event occurred'
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: THHF
    description: 'High threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the high threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last
      OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD
      event occurred'
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: SSOVRF
    description: 'Snapshot overrun flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event
      is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot
      overrun event is detected, writing  1  clears this flag.'
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: SCDF
    description: 'Short-Circuit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected,
      writing  1  clears this flag.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: SATF
    description: 'Saturation detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected,
      writing  0  has no effect. - 1: Reading  1  means that a saturation is detected,
      writing  1  clears this flag.'
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: CKABF
    description: 'Clock absence detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no clock absence is
      detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence
      is detected, writing  1  clears this flag.'
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: RFOVRF
    description: 'Reshape Filter Overrun detection flag Set by hardware, and cleared
      by software by writing this bit to  1 . - 0: Reading  0  means that no reshape
      filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means
      that reshape filter overrun is detected, writing  1  clears this flag.'
    bitOffset: 11
    bitWidth: 1
    access: read-write
- name: MDF_OEC1CR
  displayName: MDF_OEC1CR
  description: This register contains the offset compensation value.
  addressOffset: 308
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OFFSET
    description: Offset error compensation Set and cleared by software. If the application
      attempts to write a new offset value while the previous one is not yet applied,
      this new offset value is ignored. Reading back the OFFSET[25:0] field will inform
      the application on the current offset value. OFFSET[25:0] represents the value
      to be subtracted to the signal before going to the SCALE.
    bitOffset: 0
    bitWidth: 26
    access: read-write
- name: MDF_SNPS1DR
  displayName: MDF_SNPS1DR
  description: This register is used to read the data processed by each digital filter
    in snapshot mode.
  addressOffset: 364
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: MCICDC
    description: Contains the MCIC decimation counter value at the moment of the last
      trigger event occurs (MCIC_CNT)
    bitOffset: 0
    bitWidth: 9
  - name: EXTSDR
    description: Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit
      7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1
      , this field contains the INT accumulator counter value at the moment of the
      last trigger event occurs (INT_CNT).
    bitOffset: 9
    bitWidth: 7
  - name: SDR
    description: Contains the 16 MSB of the last valid data processed by the digital
      filter.
    bitOffset: 16
    bitWidth: 16
- name: MDF_DFLT1DR
  displayName: MDF_DFLT1DR
  description: This register is used to read the data processed by each digital filter.
  addressOffset: 368
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: DR
    description: Data processed by digital filter.
    bitOffset: 8
    bitWidth: 24
- name: MDF_SITF2CR
  displayName: MDF_SITF2CR
  description: This register is used to control the serial interfaces (SITFx).
  addressOffset: 384
  size: 32
  resetValue: 7936
  fields:
  - name: SITFEN
    description: 'Serial interface enable Set and cleared by software. This bit is
      used to enable/disable the serial interface. - 0: Serial interface disabled
      - 1: Serial interface enabled'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: SCKSRC
    description: 'Serial clock source Set and cleared by software. This bit is used
      to select the clock source of the serial interface. - 00: Serial clock source
      is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is
      MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 1
    bitWidth: 2
    access: read-write
  - name: SITFMOD
    description: 'Serial interface type Set and cleared by software. This field is
      used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER)
      SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0,
      falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling
      edge = logic 0 This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 4
    bitWidth: 2
    access: read-write
  - name: STH
    description: 'Manchester Symbol threshold / SPI threshold Set and cleared by software.
      This field is used for Manchester mode, in order to define the expected symbol
      threshold levels. Please refer to Section : Manchester mode for details on computation.
      In addition this field is used to define the timeout value for the clock absence
      detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 5
    access: read-write
  - name: SITFACTIVE
    description: Serial interface Active flag
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_BSMX2CR
  displayName: MDF_BSMX2CR
  description: This register is used to select the bitstream to be provided to the
    corresponding digital filter and to the SCD.
  addressOffset: 388
  size: 32
  resetValue: 0
  fields:
  - name: BSSEL
    description: 'Bitstream Selection Set and cleared by software. This field is used
      to select the bitstream to be processed for the digital filter x and for the
      SCDx. The size of this field depends on the number of DFLTx instantiated. If
      the BSSEL is selecting an input which is not instantiated, the MDF will select
      the valid stream bs[x]_F having the higher index number. - 00000: The bitstream
      bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided
      to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx
      (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx
      (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and
      SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx
      and SCDx (if instantiated) This field can be write-protected, please refer to
      Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: BSMXACTIVE
    description: 'BSMX Active flag Set and cleared by hardware. This flag must be
      used by the application in order to check if the BSMX is effectively enabled
      (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set to    a   .
      The BSMXACTIVE flag is a logical     between OLDACTIVE, DFLTACTIVE, and SCDACTIVE
      flags. Both of them must be set to     in order update BSSEL[4:0] field. - 0:
      The BSMX is not active, and can be configured if needed - 1: The BSMX is active,
      and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT2CR
  displayName: MDF_DFLT2CR
  description: This register is used to control the digital filter 2.
  addressOffset: 392
  size: 32
  resetValue: 0
  fields:
  - name: DFLTEN
    description: 'Digital Filter Enable Set and cleared by software. This bit is used
      to control the start of acquisition of the corresponding digital filter path.
      The behavior of this bit depends on ACQMOD and external events. or the acquisition
      starts when the proper trigger event occurs if ACQMOD =  01x . The serial or
      parallel interface delivering the samples shall be enabled as well. - 0: The
      acquisition is stopped immediately - 1: The acquisition is immediately started
      if ACQMOD =  00x  or  1xx ,'
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: DMAEN
    description: 'DMA Requests Enable Set and cleared by software. This bit is used
      to control the generation of DMA request in order to transfer the processed
      samples into the memory. - 0: The DMA interface for the corresponding digital
      filter is disabled - 1: The DMA interface for the corresponding digital filter
      is enabled This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: FTH
    description: 'RXFIFO Threshold selection Set and cleared by software. This bit
      is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs
      working in a  interleaved transfer mode. Refer to Section 1.4.13.4: Using the
      interleaved transfer mode for details. - 0: RXFIFO threshold event generated
      when the RXFIFO is not empty - 1: RXFIFO threshold event generated when the
      RXFIFO is half-full This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: ACQMOD
    description: 'Digital filter Trigger mode Set and cleared by software. This field
      is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition
      mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous
      acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window,
      continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 4
    bitWidth: 3
    access: read-write
  - name: TRGSENS
    description: 'Digital filter Trigger sensitivity selection Set and cleared by
      software. This field is used to select the trigger sensitivity of the external
      signals - 0: A rising edge event triggers the acquisition - 1: A falling edge
      even triggers the acquisition Note that when the trigger source is TRGO or OLDx
      event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity
      is forced to falling edge, when OLDx event is selected, the sensitivity is forced
      to rising edge. This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: TRGSRC
    description: 'Digital filter Trigger signal selection, Set and cleared by software.
      This field is used to select which external signals is used as trigger for the
      corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected
      - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field
      can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 12
    bitWidth: 4
    access: read-write
  - name: SNPSFMT
    description: 'Snapshot data format Set and cleared by software. This field is
      used to select the data format for the snapshot mode. - 0: The integrator counter
      (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution
      of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9]
      of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can
      be write-protected, please refer to Section 1.4.15: Register protection for
      details.'
    bitOffset: 16
    bitWidth: 1
    access: read-write
  - name: NBDIS
    description: 'Number of samples to be discarded Set and cleared by software. This
      field is used to define the number of samples to be discarded every time the
      DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2
      samples discarded ... - 255: 255 samples discarded This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 20
    bitWidth: 8
    access: read-write
  - name: DFLTRUN
    description: 'Digital filter Run Status Flag Set and cleared by hardware. This
      bit indicates if the digital filter is running or not. - 0: The digital filter
      is not running, and ready to accept a new trigger event - 1: The digital filter
      is running'
    bitOffset: 30
    bitWidth: 1
    access: read-only
  - name: DFLTACTIVE
    description: 'Digital filter Active Flag Set and cleared by hardware. This bit
      indicates if the digital filter is active: can be running or waiting for events.
      - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN
      bit) if needed - 1: The digital filter is active'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT2CICR
  displayName: MDF_DFLT2CICR
  description: This register is used to control the main CIC filter.
  addressOffset: 396
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DATSRC
    description: 'Source data for the digital filter Set and cleared by software.
      0x: Select the stream coming from the BSMX - 10: Select the stream coming from
      the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: CICMOD
    description: 'Select the CIC mode Set and cleared by software. This field allows
      the application to select the configuration and the order of the MCIC. When
      CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main
      CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector -
      000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured
      in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC
      (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters,
      and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split
      into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100:
      The CIC is configured in single sinc4 filter others: The CIC is configured in
      single sinc5 filter This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 3
  - name: MCICD
    description: 'CIC decimation ratio selection Set and cleared by software. This
      bit is used to allow the application to select the decimation ratio of the CIC.
      Decimation ratio smaller than 2 is not allowed. The decimation ratio is given
      by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation
      ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 9
  - name: SCALE
    description: 'Scaling factor selection Set and cleared by software. This field
      is used to allow the application to select the gain to be applied at CIC output.
      Please refer to Table 13: Possible gain values for details. If the application
      attempts to write a new gain value while the previous one is not yet applied,
      this new gain value is ignored. Reading back the SCALE[5:0] field will inform
      the application on the current gain value. - 100000: - 48.2 dB, or shift right
      by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift
      right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by
      1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB,
      or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits'
    bitOffset: 20
    bitWidth: 6
- name: MDF_DFLT2RSFR
  displayName: MDF_DFLT2RSFR
  description: This register is used to control the reshape and HPF filters.
  addressOffset: 400
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: RSFLTBYP
    description: 'Reshaper filter bypass Set and cleared by software. This bit is
      used to bypass the reshape filter and its decimation block. - 0: The reshape
      filter is not bypassed (Default value) - 1: The reshape filter is bypassed This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 0
    bitWidth: 1
  - name: RSFLTD
    description: 'Reshaper filter decimation ratio Set and cleared by software. This
      bit is used to select the decimation ratio for the reshape filter - 0: Decimation
      ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 1
  - name: HPFBYP
    description: 'High-Pass Filter bypass Set and cleared by software. This bit is
      used to bypass the high-pass filter. - 0: The high pass filter is not bypassed
      (Default value) - 1: The high pass filter is bypassed This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 7
    bitWidth: 1
  - name: HPFC
    description: 'High-pass filter cut-off frequency Set and cleared by software.
      This field is used to select the cut-off frequency of the high-pass filter.
      FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency
      = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency
      = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 8
    bitWidth: 2
- name: MDF_DFLT2INTR
  displayName: MDF_DFLT2INTR
  description: This register is used to the integrator (INT) settings.
  addressOffset: 404
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: INTDIV
    description: 'Integrator output division Set and cleared by software. This bit
      is used to rescale the signal at the integrator output in order keep the data
      width lower than 24 bits. - 00: The integrator data outputs are divided by 128
      (Default value) - 01: The integrator data outputs are divided by 32 - 10: The
      integrator data outputs are divided by 4 - 11: The integrator data outputs are
      not divided This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: INTVAL
    description: 'Integration value selection Set and cleared by software. This field
      is used to select the integration value. - 0: The integration value is 1, meaning
      bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration
      value is 3 ... - 127: The integration value is 128 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 7
- name: MDF_OLD2CR
  displayName: MDF_OLD2CR
  description: This register is used to configure the Out-of Limit Detector function.
  addressOffset: 408
  size: 32
  resetValue: 0
  fields:
  - name: OLDEN
    description: 'Over-Current Detector Enable Set and cleared by software. - 0: The
      OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC
      filter working in continuous mode.'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: THINB
    description: 'Threshold In band Set and cleared by software. - 0: The OLD generates
      an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value)
      - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher
      than OLDTHL This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: BKOLD
    description: 'Break signal assignment for out-of limit detector Set and cleared
      by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold
      event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event
      This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: ACICN
    description: 'OLD CIC order selection Set and cleared by software. This field
      allows the application to select the type, and the order of the ACIC. This field
      is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc
      filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter
      type This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 12
    bitWidth: 2
    access: read-write
  - name: ACICD
    description: 'OLD CIC decimation ratio selection Set and cleared by software.
      This field is used to allow the application to select the decimation ratio of
      the ACIC. This field is only taken into account by the MDF when CICMOD[2:0]
      =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is
      1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio
      is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please
      refer to Section 1.4.15: Register protection for details.'
    bitOffset: 17
    bitWidth: 5
    access: read-write
  - name: OLDACTIVE
    description: 'OLD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the OLD is effectively enabled (active)
      or not. The protected fields and registers of this function can only be updated
      when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection
      for details. The delay between a transition on OLDEN and a transition on OLDACTIVE
      is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not
      active, and can be configured if needed - 1: The OLD is active, and protected
      fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_OLD2THLR
  displayName: MDF_OLD2THLR
  description: This register is used for the adjustment of the Out-off Limit low threshold.
  addressOffset: 412
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHL
    description: 'OLD Low Threshold Value Set and cleared by software. OLDTHL represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHL. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 26
- name: MDF_OLD2THHR
  displayName: MDF_OLD2THHR
  description: This register is used for the adjustment of the Out-off Limit high
    threshold.
  addressOffset: 416
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHH
    description: 'OLD High Threshold Value Set and cleared by software. OLDTHH represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHH. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details'
    bitOffset: 0
    bitWidth: 26
- name: MDF_DLY2CR
  displayName: MDF_DLY2CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 420
  size: 32
  resetValue: 0
  fields:
  - name: SKPDLY
    description: 'Delay to apply to a bitstream Set and cleared by software. Defines
      the number of input samples that will be skipped. Skipping is applied immediately
      after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN
      =  1 . If SKPBF =  1  the value written into the register is ignored by the
      delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped,
      ... - 127: 127 input sample skipped,'
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: SKPBF
    description: 'Skip Busy flag Set and cleared by hardware. Shall be used in order
      to control if the delay sequence is completed. - 0: Reading  0  means that the
      MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means
      that last valid SKPDLY[6:0] is still under precessing.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_SCD2CR
  displayName: MDF_SCD2CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 424
  size: 32
  resetValue: 0
  fields:
  - name: SCDEN
    description: 'Short circuit detector enable Set and cleared by software. - 0:
      The short circuit detector is disabled, - 1: The short circuit detector is enabled,'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: BKSCD
    description: 'Break signal assignment for short circuit detector Set and cleared
      by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this
      SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD
      event This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: SCDT
    description: 'Short-circuit detector threshold Set and cleared by software. These
      bits are written by software to define the threshold counter for the short-circuit
      detector. If this value is reached, then a short-circuit detector event occurs
      on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event,
      - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s
      or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate
      an event, This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 12
    bitWidth: 8
    access: read-write
  - name: SCDACTIVE
    description: 'SCD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the SCD is effectively enabled (active)
      or not. The protected fields of this function can only be updated when the SCDACTIVE
      is set to    a  , please refer to Section 1.4.15: Register protection for details.
      The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods
      of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can
      be configured if needed - 1: The SCD is active, and protected fields cannot
      be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT2IER
  displayName: MDF_DFLT2IER
  description: MDF DFLTx interrupt enable register x
  addressOffset: 428
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: FTHIE
    description: 'RXFIFO threshold interrupt enable Set and cleared by software. -
      0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled'
    bitOffset: 0
    bitWidth: 1
  - name: DOVRIE
    description: 'Data overflow interrupt enable Set and cleared by software. - 0:
      Data overflow interrupt disabled - 1: Data overflow interrupt enabled'
    bitOffset: 1
    bitWidth: 1
  - name: SSDRIE
    description: 'Snapshot data ready interrupt enable Set and cleared by software.
      - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt
      enabled'
    bitOffset: 2
    bitWidth: 1
  - name: OLDIE
    description: 'Out-of Limit interrupt enable Set and cleared by software. - 0:
      OLD event interrupt disabled - 1: OLD event interrupt enabled'
    bitOffset: 4
    bitWidth: 1
  - name: SSOVRIE
    description: 'Snapshot overrun interrupt enable Set and cleared by software. -
      0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled'
    bitOffset: 7
    bitWidth: 1
  - name: SCDIE
    description: 'Short-Circuit Detector interrupt enable Set and cleared by software.
      - 0: SCD interrupt disabled - 1: SCD interrupt enabled'
    bitOffset: 8
    bitWidth: 1
  - name: SATIE
    description: 'Saturation detection interrupt enable Set and cleared by software.
      - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled'
    bitOffset: 9
    bitWidth: 1
  - name: CKABIE
    description: 'Clock absence detection interrupt enable Set and cleared by software.
      - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled'
    bitOffset: 10
    bitWidth: 1
  - name: RFOVRIE
    description: 'Reshape Filter Overrun interrupt enable Set and cleared by software.
      - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt
      enabled'
    bitOffset: 11
    bitWidth: 1
- name: MDF_DFLT2ISR
  displayName: MDF_DFLT2ISR
  description: This register contains the status flags for each digital filter path.
  addressOffset: 432
  size: 32
  resetValue: 0
  fields:
  - name: FTHF
    description: 'RXFIFO threshold flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is
      not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO
      reached the threshold, writing  1  clears this flag.'
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: DOVRF
    description: 'Data overflow flag Set by hardware, and cleared by software by writing
      this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has
      no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears
      this flag.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: SSDRF
    description: 'Snapshot data ready flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no data is available
      on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new
      data is available on MDF_SNPSxDR, writing  1  clears this flag.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: RXNEF
    description: 'RXFIFO Not Empty flag Set and cleared by hardware according to the
      RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means
      that the RXFIFO is not empty.'
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: OLDF
    description: 'Out-of Limit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected,
      writing  1  clears THHF, THLF and OLDF flags.'
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: THLF
    description: 'Low threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the low threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last
      OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD
      event occurred'
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: THHF
    description: 'High threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the high threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last
      OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD
      event occurred'
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: SSOVRF
    description: 'Snapshot overrun flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event
      is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot
      overrun event is detected, writing  1  clears this flag.'
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: SCDF
    description: 'Short-Circuit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected,
      writing  1  clears this flag.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: SATF
    description: 'Saturation detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected,
      writing  0  has no effect. - 1: Reading  1  means that a saturation is detected,
      writing  1  clears this flag.'
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: CKABF
    description: 'Clock absence detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no clock absence is
      detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence
      is detected, writing  1  clears this flag.'
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: RFOVRF
    description: 'Reshape Filter Overrun detection flag Set by hardware, and cleared
      by software by writing this bit to  1 . - 0: Reading  0  means that no reshape
      filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means
      that reshape filter overrun is detected, writing  1  clears this flag.'
    bitOffset: 11
    bitWidth: 1
    access: read-write
- name: MDF_OEC2CR
  displayName: MDF_OEC2CR
  description: This register contains the offset compensation value.
  addressOffset: 436
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OFFSET
    description: Offset error compensation Set and cleared by software. If the application
      attempts to write a new offset value while the previous one is not yet applied,
      this new offset value is ignored. Reading back the OFFSET[25:0] field will inform
      the application on the current offset value. OFFSET[25:0] represents the value
      to be subtracted to the signal before going to the SCALE.
    bitOffset: 0
    bitWidth: 26
    access: read-write
- name: MDF_SNPS2DR
  displayName: MDF_SNPS2DR
  description: This register is used to read the data processed by each digital filter
    in snapshot mode.
  addressOffset: 492
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: MCICDC
    description: Contains the MCIC decimation counter value at the moment of the last
      trigger event occurs (MCIC_CNT)
    bitOffset: 0
    bitWidth: 9
  - name: EXTSDR
    description: Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit
      7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1
      , this field contains the INT accumulator counter value at the moment of the
      last trigger event occurs (INT_CNT).
    bitOffset: 9
    bitWidth: 7
  - name: SDR
    description: Contains the 16 MSB of the last valid data processed by the digital
      filter.
    bitOffset: 16
    bitWidth: 16
- name: MDF_DFLT2DR
  displayName: MDF_DFLT2DR
  description: This register is used to read the data processed by each digital filter.
  addressOffset: 496
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: DR
    description: Data processed by digital filter.
    bitOffset: 8
    bitWidth: 24
- name: MDF_SITF3CR
  displayName: MDF_SITF3CR
  description: This register is used to control the serial interfaces (SITFx).
  addressOffset: 512
  size: 32
  resetValue: 7936
  fields:
  - name: SITFEN
    description: 'Serial interface enable Set and cleared by software. This bit is
      used to enable/disable the serial interface. - 0: Serial interface disabled
      - 1: Serial interface enabled'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: SCKSRC
    description: 'Serial clock source Set and cleared by software. This bit is used
      to select the clock source of the serial interface. - 00: Serial clock source
      is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is
      MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 1
    bitWidth: 2
    access: read-write
  - name: SITFMOD
    description: 'Serial interface type Set and cleared by software. This field is
      used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER)
      SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0,
      falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling
      edge = logic 0 This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 4
    bitWidth: 2
    access: read-write
  - name: STH
    description: 'Manchester Symbol threshold / SPI threshold Set and cleared by software.
      This field is used for Manchester mode, in order to define the expected symbol
      threshold levels. Please refer to Section : Manchester mode for details on computation.
      In addition this field is used to define the timeout value for the clock absence
      detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 5
    access: read-write
  - name: SITFACTIVE
    description: 'Serial interface Active flag Set and cleared by hardware. This flag
      must be used by the application in order to check if the serial interface is
      effectively enabled (active) or not. The protected fields of this function can
      only be updated when the SITFACTIVE is set , please refer to Section 1.4.15:
      Register protection for details. The delay between a transition on SITFEN and
      a transition on SITFACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck.
      - 0: The serial interface is not active, and can be configured if needed - 1:
      The serial interface is active, and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_BSMX3CR
  displayName: MDF_BSMX3CR
  description: This register is used to select the bitstream to be provided to the
    corresponding digital filter and to the SCD.
  addressOffset: 516
  size: 32
  resetValue: 0
  fields:
  - name: BSSEL
    description: 'Bitstream Selection Set and cleared by software. This field is used
      to select the bitstream to be processed for the digital filter x and for the
      SCDx. The size of this field depends on the number of DFLTx instantiated. If
      the BSSEL is selecting an input which is not instantiated, the MDF will select
      the valid stream bs[x]_F having the higher index number. - 00000: The bitstream
      bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided
      to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx
      (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx
      (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and
      SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx
      and SCDx (if instantiated) This field can be write-protected, please refer to
      Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: BSMXACTIVE
    description: 'BSMX Active flag Set and cleared by hardware. This flag must be
      used by the application in order to check if the BSMX is effectively enabled
      (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set to    a   .
      The BSMXACTIVE flag is a logical    between OLDACTIVE, DFLTACTIVE, and SCDACTIVE
      flags. Both of them must be set to    a    in order update BSSEL[4:0] field.
      - 0: The BSMX is not active, and can be configured if needed - 1: The BSMX is
      active, and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT3CR
  displayName: MDF_DFLT3CR
  description: This register is used to control the digital filter 3.
  addressOffset: 520
  size: 32
  resetValue: 0
  fields:
  - name: DFLTEN
    description: 'Digital Filter Enable Set and cleared by software. This bit is used
      to control the start of acquisition of the corresponding digital filter path.
      The behavior of this bit depends on ACQMOD and external events. or the acquisition
      starts when the proper trigger event occurs if ACQMOD =  01x . The serial or
      parallel interface delivering the samples shall be enabled as well. - 0: The
      acquisition is stopped immediately - 1: The acquisition is immediately started
      if ACQMOD =  00x  or  1xx ,'
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: DMAEN
    description: 'DMA Requests Enable Set and cleared by software. This bit is used
      to control the generation of DMA request in order to transfer the processed
      samples into the memory. - 0: The DMA interface for the corresponding digital
      filter is disabled - 1: The DMA interface for the corresponding digital filter
      is enabled This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: FTH
    description: 'RXFIFO Threshold selection Set and cleared by software. This bit
      is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs
      working in a  interleaved transfer mode. Refer to Section 1.4.13.4: Using the
      interleaved transfer mode for details. - 0: RXFIFO threshold event generated
      when the RXFIFO is not empty - 1: RXFIFO threshold event generated when the
      RXFIFO is half-full This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: ACQMOD
    description: 'Digital filter Trigger mode Set and cleared by software. This field
      is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition
      mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous
      acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window,
      continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 4
    bitWidth: 3
    access: read-write
  - name: TRGSENS
    description: 'Digital filter Trigger sensitivity selection Set and cleared by
      software. This field is used to select the trigger sensitivity of the external
      signals - 0: A rising edge event triggers the acquisition - 1: A falling edge
      even triggers the acquisition Note that when the trigger source is TRGO or OLDx
      event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity
      is forced to falling edge, when OLDx event is selected, the sensitivity is forced
      to rising edge. This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: TRGSRC
    description: 'Digital filter Trigger signal selection, Set and cleared by software.
      This field is used to select which external signals is used as trigger for the
      corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected
      - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field
      can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 12
    bitWidth: 4
    access: read-write
  - name: SNPSFMT
    description: 'Snapshot data format Set and cleared by software. This field is
      used to select the data format for the snapshot mode. - 0: The integrator counter
      (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution
      of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9]
      of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can
      be write-protected, please refer to Section 1.4.15: Register protection for
      details.'
    bitOffset: 16
    bitWidth: 1
    access: read-write
  - name: NBDIS
    description: 'Number of samples to be discarded Set and cleared by software. This
      field is used to define the number of samples to be discarded every time the
      DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2
      samples discarded ... - 255: 255 samples discarded This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 20
    bitWidth: 8
    access: read-write
  - name: DFLTRUN
    description: 'Digital filter Run Status Flag Set and cleared by hardware. This
      bit indicates if the digital filter is running or not. - 0: The digital filter
      is not running, and ready to accept a new trigger event - 1: The digital filter
      is running'
    bitOffset: 30
    bitWidth: 1
    access: read-only
  - name: DFLTACTIVE
    description: 'Digital filter Active Flag Set and cleared by hardware. This bit
      indicates if the digital filter is active: can be running or waiting for events.
      - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN
      bit) if needed - 1: The digital filter is active'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT3CICR
  displayName: MDF_DFLT3CICR
  description: This register is used to control the main CIC filter.
  addressOffset: 524
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DATSRC
    description: 'Source data for the digital filter Set and cleared by software.
      0x: Select the stream coming from the BSMX - 10: Select the stream coming from
      the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: CICMOD
    description: 'Select the CIC mode Set and cleared by software. This field allows
      the application to select the configuration and the order of the MCIC. When
      CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main
      CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector -
      000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured
      in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC
      (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters,
      and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split
      into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100:
      The CIC is configured in single sinc4 filter others: The CIC is configured in
      single sinc5 filter This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 3
  - name: MCICD
    description: 'CIC decimation ratio selection Set and cleared by software. This
      bit is used to allow the application to select the decimation ratio of the CIC.
      Decimation ratio smaller than 2 is not allowed. The decimation ratio is given
      by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation
      ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 9
  - name: SCALE
    description: 'Scaling factor selection Set and cleared by software. This field
      is used to allow the application to select the gain to be applied at CIC output.
      Please refer to Table 13: Possible gain values for details. If the application
      attempts to write a new gain value while the previous one is not yet applied,
      this new gain value is ignored. Reading back the SCALE[5:0] field will inform
      the application on the current gain value. - 100000: - 48.2 dB, or shift right
      by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift
      right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by
      1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB,
      or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits'
    bitOffset: 20
    bitWidth: 6
- name: MDF_DFLT3RSFR
  displayName: MDF_DFLT3RSFR
  description: This register is used to control the reshape and HPF filters.
  addressOffset: 528
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: RSFLTBYP
    description: 'Reshaper filter bypass Set and cleared by software. This bit is
      used to bypass the reshape filter and its decimation block. - 0: The reshape
      filter is not bypassed (Default value) - 1: The reshape filter is bypassed This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 0
    bitWidth: 1
  - name: RSFLTD
    description: 'Reshaper filter decimation ratio Set and cleared by software. This
      bit is used to select the decimation ratio for the reshape filter - 0: Decimation
      ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 1
  - name: HPFBYP
    description: 'High-Pass Filter bypass Set and cleared by software. This bit is
      used to bypass the high-pass filter. - 0: The high pass filter is not bypassed
      (Default value) - 1: The high pass filter is bypassed This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 7
    bitWidth: 1
  - name: HPFC
    description: 'High-pass filter cut-off frequency Set and cleared by software.
      This field is used to select the cut-off frequency of the high-pass filter.
      FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency
      = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency
      = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 8
    bitWidth: 2
- name: MDF_DFLT3INTR
  displayName: MDF_DFLT3INTR
  description: This register is used to the integrator (INT) settings.
  addressOffset: 532
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: INTDIV
    description: 'Integrator output division Set and cleared by software. This bit
      is used to rescale the signal at the integrator output in order keep the data
      width lower than 24 bits. - 00: The integrator data outputs are divided by 128
      (Default value) - 01: The integrator data outputs are divided by 32 - 10: The
      integrator data outputs are divided by 4 - 11: The integrator data outputs are
      not divided This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: INTVAL
    description: 'Integration value selection Set and cleared by software. This field
      is used to select the integration value. - 0: The integration value is 1, meaning
      bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration
      value is 3 ... - 127: The integration value is 128 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 7
- name: MDF_OLD3CR
  displayName: MDF_OLD3CR
  description: This register is used to configure the Out-of Limit Detector function.
  addressOffset: 536
  size: 32
  resetValue: 0
  fields:
  - name: OLDEN
    description: 'Over-Current Detector Enable Set and cleared by software. - 0: The
      OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC
      filter working in continuous mode.'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: THINB
    description: 'Threshold In band Set and cleared by software. - 0: The OLD generates
      an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value)
      - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher
      than OLDTHL This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: BKOLD
    description: 'Break signal assignment for out-of limit detector Set and cleared
      by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold
      event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event
      This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: ACICN
    description: 'OLD CIC order selection Set and cleared by software. This field
      allows the application to select the type, and the order of the ACIC. This field
      is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc
      filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter
      type This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 12
    bitWidth: 2
    access: read-write
  - name: ACICD
    description: 'OLD CIC decimation ratio selection Set and cleared by software.
      This field is used to allow the application to select the decimation ratio of
      the ACIC. This field is only taken into account by the MDF when CICMOD[2:0]
      =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is
      1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio
      is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please
      refer to Section 1.4.15: Register protection for details.'
    bitOffset: 17
    bitWidth: 5
    access: read-write
  - name: OLDACTIVE
    description: 'OLD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the OLD is effectively enabled (active)
      or not. The protected fields and registers of this function can only be updated
      when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection
      for details. The delay between a transition on OLDEN and a transition on OLDACTIVE
      is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not
      active, and can be configured if needed - 1: The OLD is active, and protected
      fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_OLD3THLR
  displayName: MDF_OLD3THLR
  description: This register is used for the adjustment of the Out-off Limit low threshold.
  addressOffset: 540
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHL
    description: 'OLD Low Threshold Value Set and cleared by software. OLDTHL represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHL. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 26
- name: MDF_OLD3THHR
  displayName: MDF_OLD3THHR
  description: This register is used for the adjustment of the Out-off Limit high
    threshold.
  addressOffset: 544
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHH
    description: 'OLD High Threshold Value Set and cleared by software. OLDTHH represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHH. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details'
    bitOffset: 0
    bitWidth: 26
- name: MDF_DLY3CR
  displayName: MDF_DLY3CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 548
  size: 32
  resetValue: 0
  fields:
  - name: SKPDLY
    description: 'Delay to apply to a bitstream Set and cleared by software. Defines
      the number of input samples that will be skipped. Skipping is applied immediately
      after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN
      =  1 . If SKPBF =  1  the value written into the register is ignored by the
      delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped,
      ... - 127: 127 input sample skipped,'
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: SKPBF
    description: 'Skip Busy flag Set and cleared by hardware. Shall be used in order
      to control if the delay sequence is completed. - 0: Reading  0  means that the
      MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means
      that last valid SKPDLY[6:0] is still under precessing.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_SCD3CR
  displayName: MDF_SCD3CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 552
  size: 32
  resetValue: 0
  fields:
  - name: SCDEN
    description: 'Short circuit detector enable Set and cleared by software. - 0:
      The short circuit detector is disabled, - 1: The short circuit detector is enabled,'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: BKSCD
    description: 'Break signal assignment for short circuit detector Set and cleared
      by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this
      SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD
      event This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: SCDT
    description: 'Short-circuit detector threshold Set and cleared by software. These
      bits are written by software to define the threshold counter for the short-circuit
      detector. If this value is reached, then a short-circuit detector event occurs
      on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event,
      - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s
      or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate
      an event, This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 12
    bitWidth: 8
    access: read-write
  - name: SCDACTIVE
    description: 'SCD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the SCD is effectively enabled (active)
      or not. The protected fields of this function can only be updated when the SCDACTIVE
      is set to    a   , please refer to Section 1.4.15: Register protection for details.
      The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods
      of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can
      be configured if needed - 1: The SCD is active, and protected fields cannot
      be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT3IER
  displayName: MDF_DFLT3IER
  description: MDF DFLTx interrupt enable register x
  addressOffset: 556
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: FTHIE
    description: 'RXFIFO threshold interrupt enable Set and cleared by software. -
      0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled'
    bitOffset: 0
    bitWidth: 1
  - name: DOVRIE
    description: 'Data overflow interrupt enable Set and cleared by software. - 0:
      Data overflow interrupt disabled - 1: Data overflow interrupt enabled'
    bitOffset: 1
    bitWidth: 1
  - name: SSDRIE
    description: 'Snapshot data ready interrupt enable Set and cleared by software.
      - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt
      enabled'
    bitOffset: 2
    bitWidth: 1
  - name: OLDIE
    description: 'Out-of Limit interrupt enable Set and cleared by software. - 0:
      OLD event interrupt disabled - 1: OLD event interrupt enabled'
    bitOffset: 4
    bitWidth: 1
  - name: SSOVRIE
    description: 'Snapshot overrun interrupt enable Set and cleared by software. -
      0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled'
    bitOffset: 7
    bitWidth: 1
  - name: SCDIE
    description: 'Short-Circuit Detector interrupt enable Set and cleared by software.
      - 0: SCD interrupt disabled - 1: SCD interrupt enabled'
    bitOffset: 8
    bitWidth: 1
  - name: SATIE
    description: 'Saturation detection interrupt enable Set and cleared by software.
      - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled'
    bitOffset: 9
    bitWidth: 1
  - name: CKABIE
    description: 'Clock absence detection interrupt enable Set and cleared by software.
      - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled'
    bitOffset: 10
    bitWidth: 1
  - name: RFOVRIE
    description: 'Reshape Filter Overrun interrupt enable Set and cleared by software.
      - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt
      enabled'
    bitOffset: 11
    bitWidth: 1
- name: MDF_DFLT3ISR
  displayName: MDF_DFLT3ISR
  description: This register contains the status flags for each digital filter path.
  addressOffset: 560
  size: 32
  resetValue: 0
  fields:
  - name: FTHF
    description: 'RXFIFO threshold flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is
      not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO
      reached the threshold, writing  1  clears this flag.'
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: DOVRF
    description: 'Data overflow flag Set by hardware, and cleared by software by writing
      this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has
      no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears
      this flag.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: SSDRF
    description: 'Snapshot data ready flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no data is available
      on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new
      data is available on MDF_SNPSxDR, writing  1  clears this flag.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: RXNEF
    description: 'RXFIFO Not Empty flag Set and cleared by hardware according to the
      RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means
      that the RXFIFO is not empty.'
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: OLDF
    description: 'Out-of Limit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected,
      writing  1  clears THHF, THLF and OLDF flags.'
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: THLF
    description: 'Low threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the low threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last
      OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD
      event occurred'
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: THHF
    description: 'High threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the high threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last
      OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD
      event occurred'
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: SSOVRF
    description: 'Snapshot overrun flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event
      is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot
      overrun event is detected, writing  1  clears this flag.'
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: SCDF
    description: 'Short-Circuit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected,
      writing  1  clears this flag.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: SATF
    description: 'Saturation detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected,
      writing  0  has no effect. - 1: Reading  1  means that a saturation is detected,
      writing  1  clears this flag.'
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: CKABF
    description: 'Clock absence detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no clock absence is
      detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence
      is detected, writing  1  clears this flag.'
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: RFOVRF
    description: 'Reshape Filter Overrun detection flag Set by hardware, and cleared
      by software by writing this bit to  1 . - 0: Reading  0  means that no reshape
      filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means
      that reshape filter overrun is detected, writing  1  clears this flag.'
    bitOffset: 11
    bitWidth: 1
    access: read-write
- name: MDF_OEC3CR
  displayName: MDF_OEC3CR
  description: This register contains the offset compensation value.
  addressOffset: 564
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OFFSET
    description: Offset error compensation Set and cleared by software. If the application
      attempts to write a new offset value while the previous one is not yet applied,
      this new offset value is ignored. Reading back the OFFSET[25:0] field will inform
      the application on the current offset value. OFFSET[25:0] represents the value
      to be subtracted to the signal before going to the SCALE.
    bitOffset: 0
    bitWidth: 26
    access: read-write
- name: MDF_SNPS3DR
  displayName: MDF_SNPS3DR
  description: This register is used to read the data processed by each digital filter
    in snapshot mode.
  addressOffset: 620
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: MCICDC
    description: Contains the MCIC decimation counter value at the moment of the last
      trigger event occurs (MCIC_CNT)
    bitOffset: 0
    bitWidth: 9
  - name: EXTSDR
    description: Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit
      7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1
      , this field contains the INT accumulator counter value at the moment of the
      last trigger event occurs (INT_CNT).
    bitOffset: 9
    bitWidth: 7
  - name: SDR
    description: Contains the 16 MSB of the last valid data processed by the digital
      filter.
    bitOffset: 16
    bitWidth: 16
- name: MDF_DFLT3DR
  displayName: MDF_DFLT3DR
  description: This register is used to read the data processed by each digital filter.
  addressOffset: 624
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: DR
    description: Data processed by digital filter.
    bitOffset: 8
    bitWidth: 24
- name: MDF_SITF4CR
  displayName: MDF_SITF4CR
  description: This register is used to control the serial interfaces (SITFx).
  addressOffset: 640
  size: 32
  resetValue: 7936
  fields:
  - name: SITFEN
    description: 'Serial interface enable Set and cleared by software. This bit is
      used to enable/disable the serial interface. - 0: Serial interface disabled
      - 1: Serial interface enabled'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: SCKSRC
    description: 'Serial clock source Set and cleared by software. This bit is used
      to select the clock source of the serial interface. - 00: Serial clock source
      is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is
      MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 1
    bitWidth: 2
    access: read-write
  - name: SITFMOD
    description: 'Serial interface type Set and cleared by software. This field is
      used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER)
      SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0,
      falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling
      edge = logic 0 This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 4
    bitWidth: 2
    access: read-write
  - name: STH
    description: 'Manchester Symbol threshold / SPI threshold Set and cleared by software.
      This field is used for Manchester mode, in order to define the expected symbol
      threshold levels. Please refer to Section : Manchester mode for details on computation.
      In addition this field is used to define the timeout value for the clock absence
      detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 5
    access: read-write
  - name: SITFACTIVE
    description: 'Serial interface Active flag Set and cleared by hardware. This flag
      must be used by the application in order to check if the serial interface is
      effectively enabled (active) or not. The protected fields of this function can
      only be updated when the SITFACTIVE is set , please refer to Section 1.4.15:
      Register protection for details. The delay between a transition on SITFEN and
      a transition on SITFACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck.
      - 0: The serial interface is not active, and can be configured if needed - 1:
      The serial interface is active, and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_BSMX4CR
  displayName: MDF_BSMX4CR
  description: This register is used to select the bitstream to be provided to the
    corresponding digital filter and to the SCD.
  addressOffset: 644
  size: 32
  resetValue: 0
  fields:
  - name: BSSEL
    description: 'Bitstream Selection Set and cleared by software. This field is used
      to select the bitstream to be processed for the digital filter x and for the
      SCDx. The size of this field depends on the number of DFLTx instantiated. If
      the BSSEL is selecting an input which is not instantiated, the MDF will select
      the valid stream bs[x]_F having the higher index number. - 00000: The bitstream
      bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided
      to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx
      (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx
      (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and
      SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx
      and SCDx (if instantiated) This field can be write-protected, please refer to
      Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: BSMXACTIVE
    description: 'BSMX Active flag Set and cleared by hardware. This flag must be
      used by the application in order to check if the BSMX is effectively enabled
      (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set to   .
      The BSMXACTIVE flag is a logical    between OLDACTIVE, DFLTACTIVE, and SCDACTIVE
      flags. Both of them must be set to     in order update BSSEL[4:0] field. - 0:
      The BSMX is not active, and can be configured if needed - 1: The BSMX is active,
      and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT4CR
  displayName: MDF_DFLT4CR
  description: This register is used to control the digital filter 4.
  addressOffset: 648
  size: 32
  resetValue: 0
  fields:
  - name: DFLTEN
    description: 'Digital Filter Enable Set and cleared by software. This bit is used
      to control the start of acquisition of the corresponding digital filter path.
      The behavior of this bit depends on ACQMOD and external events. or the acquisition
      starts when the proper trigger event occurs if ACQMOD =  01x . The serial or
      parallel interface delivering the samples shall be enabled as well. - 0: The
      acquisition is stopped immediately - 1: The acquisition is immediately started
      if ACQMOD =  00x  or  1xx ,'
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: DMAEN
    description: 'DMA Requests Enable Set and cleared by software. This bit is used
      to control the generation of DMA request in order to transfer the processed
      samples into the memory. - 0: The DMA interface for the corresponding digital
      filter is disabled - 1: The DMA interface for the corresponding digital filter
      is enabled This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: FTH
    description: 'RXFIFO Threshold selection Set and cleared by software. This bit
      is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs
      working in a  interleaved transfer mode. Refer to Section 1.4.13.4: Using the
      interleaved transfer mode for details. - 0: RXFIFO threshold event generated
      when the RXFIFO is not empty - 1: RXFIFO threshold event generated when the
      RXFIFO is half-full This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: ACQMOD
    description: 'Digital filter Trigger mode Set and cleared by software. This field
      is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition
      mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous
      acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window,
      continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 4
    bitWidth: 3
    access: read-write
  - name: TRGSENS
    description: 'Digital filter Trigger sensitivity selection Set and cleared by
      software. This field is used to select the trigger sensitivity of the external
      signals - 0: A rising edge event triggers the acquisition - 1: A falling edge
      even triggers the acquisition Note that when the trigger source is TRGO or OLDx
      event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity
      is forced to falling edge, when OLDx event is selected, the sensitivity is forced
      to rising edge. This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: TRGSRC
    description: 'Digital filter Trigger signal selection, Set and cleared by software.
      This field is used to select which external signals is used as trigger for the
      corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected
      - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field
      can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 12
    bitWidth: 4
    access: read-write
  - name: SNPSFMT
    description: 'Snapshot data format Set and cleared by software. This field is
      used to select the data format for the snapshot mode. - 0: The integrator counter
      (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution
      of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9]
      of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can
      be write-protected, please refer to Section 1.4.15: Register protection for
      details.'
    bitOffset: 16
    bitWidth: 1
    access: read-write
  - name: NBDIS
    description: 'Number of samples to be discarded Set and cleared by software. This
      field is used to define the number of samples to be discarded every time the
      DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2
      samples discarded ... - 255: 255 samples discarded This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 20
    bitWidth: 8
    access: read-write
  - name: DFLTRUN
    description: 'Digital filter Run Status Flag Set and cleared by hardware. This
      bit indicates if the digital filter is running or not. - 0: The digital filter
      is not running, and ready to accept a new trigger event - 1: The digital filter
      is running'
    bitOffset: 30
    bitWidth: 1
    access: read-only
  - name: DFLTACTIVE
    description: 'Digital filter Active Flag Set and cleared by hardware. This bit
      indicates if the digital filter is active: can be running or waiting for events.
      - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN
      bit) if needed - 1: The digital filter is active'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT4CICR
  displayName: MDF_DFLT4CICR
  description: This register is used to control the main CIC filter.
  addressOffset: 652
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DATSRC
    description: 'Source data for the digital filter Set and cleared by software.
      0x: Select the stream coming from the BSMX - 10: Select the stream coming from
      the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: CICMOD
    description: 'Select the CIC mode Set and cleared by software. This field allows
      the application to select the configuration and the order of the MCIC. When
      CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main
      CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector -
      000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured
      in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC
      (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters,
      and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split
      into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100:
      The CIC is configured in single sinc4 filter others: The CIC is configured in
      single sinc5 filter This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 3
  - name: MCICD
    description: 'CIC decimation ratio selection Set and cleared by software. This
      bit is used to allow the application to select the decimation ratio of the CIC.
      Decimation ratio smaller than 2 is not allowed. The decimation ratio is given
      by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation
      ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 9
  - name: SCALE
    description: 'Scaling factor selection Set and cleared by software. This field
      is used to allow the application to select the gain to be applied at CIC output.
      Please refer to Table 13: Possible gain values for details. If the application
      attempts to write a new gain value while the previous one is not yet applied,
      this new gain value is ignored. Reading back the SCALE[5:0] field will inform
      the application on the current gain value. - 100000: - 48.2 dB, or shift right
      by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift
      right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by
      1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB,
      or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits'
    bitOffset: 20
    bitWidth: 6
- name: MDF_DFLT4RSFR
  displayName: MDF_DFLT4RSFR
  description: This register is used to control the reshape and HPF filters.
  addressOffset: 656
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: RSFLTBYP
    description: 'Reshaper filter bypass Set and cleared by software. This bit is
      used to bypass the reshape filter and its decimation block. - 0: The reshape
      filter is not bypassed (Default value) - 1: The reshape filter is bypassed This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 0
    bitWidth: 1
  - name: RSFLTD
    description: 'Reshaper filter decimation ratio Set and cleared by software. This
      bit is used to select the decimation ratio for the reshape filter - 0: Decimation
      ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 1
  - name: HPFBYP
    description: 'High-Pass Filter bypass Set and cleared by software. This bit is
      used to bypass the high-pass filter. - 0: The high pass filter is not bypassed
      (Default value) - 1: The high pass filter is bypassed This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 7
    bitWidth: 1
  - name: HPFC
    description: 'High-pass filter cut-off frequency Set and cleared by software.
      This field is used to select the cut-off frequency of the high-pass filter.
      FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency
      = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency
      = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 8
    bitWidth: 2
- name: MDF_DFLT4INTR
  displayName: MDF_DFLT4INTR
  description: This register is used to the integrator (INT) settings.
  addressOffset: 660
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: INTDIV
    description: 'Integrator output division Set and cleared by software. This bit
      is used to rescale the signal at the integrator output in order keep the data
      width lower than 24 bits. - 00: The integrator data outputs are divided by 128
      (Default value) - 01: The integrator data outputs are divided by 32 - 10: The
      integrator data outputs are divided by 4 - 11: The integrator data outputs are
      not divided This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: INTVAL
    description: 'Integration value selection Set and cleared by software. This field
      is used to select the integration value. - 0: The integration value is 1, meaning
      bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration
      value is 3 ... - 127: The integration value is 128 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 7
- name: MDF_OLD4CR
  displayName: MDF Out-Of Limit Detector Control Register 0
  description: This register is used to configure the Out-of Limit Detector function.
  addressOffset: 664
  size: 32
  resetValue: 0
  fields:
  - name: OLDEN
    description: 'Over-Current Detector Enable Set and cleared by software. - 0: The
      OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC
      filter working in continuous mode.'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: THINB
    description: 'Threshold In band Set and cleared by software. - 0: The OLD generates
      an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value)
      - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher
      than OLDTHL This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: BKOLD
    description: 'Break signal assignment for out-of limit detector Set and cleared
      by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold
      event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event
      This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: ACICN
    description: 'OLD CIC order selection Set and cleared by software. This field
      allows the application to select the type, and the order of the ACIC. This field
      is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc
      filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter
      type This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 12
    bitWidth: 2
    access: read-write
  - name: ACICD
    description: 'OLD CIC decimation ratio selection Set and cleared by software.
      This field is used to allow the application to select the decimation ratio of
      the ACIC. This field is only taken into account by the MDF when CICMOD[2:0]
      =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is
      1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio
      is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please
      refer to Section 1.4.15: Register protection for details.'
    bitOffset: 17
    bitWidth: 5
    access: read-write
  - name: OLDACTIVE
    description: 'OLD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the OLD is effectively enabled (active)
      or not. The protected fields and registers of this function can only be updated
      when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection
      for details. The delay between a transition on OLDEN and a transition on OLDACTIVE
      is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not
      active, and can be configured if needed - 1: The OLD is active, and protected
      fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_OLD4THLR
  displayName: MDF_OLD4THLR
  description: This register is used for the adjustment of the Out-off Limit low threshold.
  addressOffset: 668
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHL
    description: 'OLD Low Threshold Value Set and cleared by software. OLDTHL represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHL. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 26
- name: MDF_OLD4THHR
  displayName: MDF_OLD4THHR
  description: This register is used for the adjustment of the Out-off Limit high
    threshold.
  addressOffset: 672
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHH
    description: 'OLD High Threshold Value Set and cleared by software. OLDTHH represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHH. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details'
    bitOffset: 0
    bitWidth: 26
- name: MDF_DLY4CR
  displayName: MDF_DLY4CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 676
  size: 32
  resetValue: 0
  fields:
  - name: SKPDLY
    description: 'Delay to apply to a bitstream Set and cleared by software. Defines
      the number of input samples that will be skipped. Skipping is applied immediately
      after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN
      =  1 . If SKPBF =  1  the value written into the register is ignored by the
      delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped,
      ... - 127: 127 input sample skipped,'
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: SKPBF
    description: 'Skip Busy flag Set and cleared by hardware. Shall be used in order
      to control if the delay sequence is completed. - 0: Reading  0  means that the
      MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means
      that last valid SKPDLY[6:0] is still under precessing.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_SCD4CR
  displayName: MDF_SCD4CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 680
  size: 32
  resetValue: 0
  fields:
  - name: SCDEN
    description: 'Short circuit detector enable Set and cleared by software. - 0:
      The short circuit detector is disabled, - 1: The short circuit detector is enabled,'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: BKSCD
    description: 'Break signal assignment for short circuit detector Set and cleared
      by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this
      SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD
      event This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: SCDT
    description: 'Short-circuit detector threshold Set and cleared by software. These
      bits are written by software to define the threshold counter for the short-circuit
      detector. If this value is reached, then a short-circuit detector event occurs
      on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event,
      - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s
      or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate
      an event, This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 12
    bitWidth: 8
    access: read-write
  - name: SCDACTIVE
    description: 'SCD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the SCD is effectively enabled (active)
      or not. The protected fields of this function can only be updated when the SCDACTIVE
      is set to    a   a  , please refer to Section 1.4.15: Register protection for
      details. The delay between a transition on SCDEN and a transition on SCDACTIVE
      is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not
      active, and can be configured if needed - 1: The SCD is active, and protected
      fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT4IER
  displayName: MDF_DFLT4IER
  description: MDF DFLTx interrupt enable register x
  addressOffset: 684
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: FTHIE
    description: 'RXFIFO threshold interrupt enable Set and cleared by software. -
      0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled'
    bitOffset: 0
    bitWidth: 1
  - name: DOVRIE
    description: 'Data overflow interrupt enable Set and cleared by software. - 0:
      Data overflow interrupt disabled - 1: Data overflow interrupt enabled'
    bitOffset: 1
    bitWidth: 1
  - name: SSDRIE
    description: 'Snapshot data ready interrupt enable Set and cleared by software.
      - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt
      enabled'
    bitOffset: 2
    bitWidth: 1
  - name: OLDIE
    description: 'Out-of Limit interrupt enable Set and cleared by software. - 0:
      OLD event interrupt disabled - 1: OLD event interrupt enabled'
    bitOffset: 4
    bitWidth: 1
  - name: SSOVRIE
    description: 'Snapshot overrun interrupt enable Set and cleared by software. -
      0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled'
    bitOffset: 7
    bitWidth: 1
  - name: SCDIE
    description: 'Short-Circuit Detector interrupt enable Set and cleared by software.
      - 0: SCD interrupt disabled - 1: SCD interrupt enabled'
    bitOffset: 8
    bitWidth: 1
  - name: SATIE
    description: 'Saturation detection interrupt enable Set and cleared by software.
      - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled'
    bitOffset: 9
    bitWidth: 1
  - name: CKABIE
    description: 'Clock absence detection interrupt enable Set and cleared by software.
      - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled'
    bitOffset: 10
    bitWidth: 1
  - name: RFOVRIE
    description: 'Reshape Filter Overrun interrupt enable Set and cleared by software.
      - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt
      enabled'
    bitOffset: 11
    bitWidth: 1
- name: MDF_DFLT4ISR
  displayName: MDF_DFLT4ISR
  description: This register contains the status flags for each digital filter path.
  addressOffset: 688
  size: 32
  resetValue: 0
  fields:
  - name: FTHF
    description: 'RXFIFO threshold flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is
      not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO
      reached the threshold, writing  1  clears this flag.'
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: DOVRF
    description: 'Data overflow flag Set by hardware, and cleared by software by writing
      this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has
      no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears
      this flag.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: SSDRF
    description: 'Snapshot data ready flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no data is available
      on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new
      data is available on MDF_SNPSxDR, writing  1  clears this flag.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: RXNEF
    description: 'RXFIFO Not Empty flag Set and cleared by hardware according to the
      RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means
      that the RXFIFO is not empty.'
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: OLDF
    description: 'Out-of Limit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected,
      writing  1  clears THHF, THLF and OLDF flags.'
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: THLF
    description: 'Low threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the low threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last
      OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD
      event occurred'
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: THHF
    description: 'High threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the high threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last
      OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD
      event occurred'
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: SSOVRF
    description: 'Snapshot overrun flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event
      is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot
      overrun event is detected, writing  1  clears this flag.'
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: SCDF
    description: 'Short-Circuit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected,
      writing  1  clears this flag.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: SATF
    description: 'Saturation detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected,
      writing  0  has no effect. - 1: Reading  1  means that a saturation is detected,
      writing  1  clears this flag.'
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: CKABF
    description: 'Clock absence detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no clock absence is
      detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence
      is detected, writing  1  clears this flag.'
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: RFOVRF
    description: 'Reshape Filter Overrun detection flag Set by hardware, and cleared
      by software by writing this bit to  1 . - 0: Reading  0  means that no reshape
      filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means
      that reshape filter overrun is detected, writing  1  clears this flag.'
    bitOffset: 11
    bitWidth: 1
    access: read-write
- name: MDF_OEC4CR
  displayName: MDF_OEC4CR
  description: This register contains the offset compensation value.
  addressOffset: 692
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OFFSET
    description: Offset error compensation Set and cleared by software. If the application
      attempts to write a new offset value while the previous one is not yet applied,
      this new offset value is ignored. Reading back the OFFSET[25:0] field will inform
      the application on the current offset value. OFFSET[25:0] represents the value
      to be subtracted to the signal before going to the SCALE.
    bitOffset: 0
    bitWidth: 26
    access: read-write
- name: MDF_SNPS4DR
  displayName: MDF_SNPS4DR
  description: This register is used to read the data processed by each digital filter
    in snapshot mode.
  addressOffset: 748
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: MCICDC
    description: Contains the MCIC decimation counter value at the moment of the last
      trigger event occurs (MCIC_CNT)
    bitOffset: 0
    bitWidth: 9
  - name: EXTSDR
    description: Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit
      7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1
      , this field contains the INT accumulator counter value at the moment of the
      last trigger event occurs (INT_CNT).
    bitOffset: 9
    bitWidth: 7
  - name: SDR
    description: Contains the 16 MSB of the last valid data processed by the digital
      filter.
    bitOffset: 16
    bitWidth: 16
- name: MDF_DFLT4DR
  displayName: MDF_DFLT4DR
  description: This register is used to read the data processed by each digital filter.
  addressOffset: 752
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: DR
    description: Data processed by digital filter.
    bitOffset: 8
    bitWidth: 24
- name: MDF_SITF5CR
  displayName: MDF_SITF5CR
  description: This register is used to control the serial interfaces (SITFx).
  addressOffset: 768
  size: 32
  resetValue: 7936
  fields:
  - name: SITFEN
    description: 'Serial interface enable Set and cleared by software. This bit is
      used to enable/disable the serial interface. - 0: Serial interface disabled
      - 1: Serial interface enabled'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: SCKSRC
    description: 'Serial clock source Set and cleared by software. This bit is used
      to select the clock source of the serial interface. - 00: Serial clock source
      is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is
      MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 1
    bitWidth: 2
    access: read-write
  - name: SITFMOD
    description: 'Serial interface type Set and cleared by software. This field is
      used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER)
      SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0,
      falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling
      edge = logic 0 This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 4
    bitWidth: 2
    access: read-write
  - name: STH
    description: 'Manchester Symbol threshold / SPI threshold Set and cleared by software.
      This field is used for Manchester mode, in order to define the expected symbol
      threshold levels. Please refer to Section : Manchester mode for details on computation.
      In addition this field is used to define the timeout value for the clock absence
      detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 5
    access: read-write
  - name: SITFACTIVE
    description: 'Serial interface Active flag Set and cleared by hardware. This flag
      must be used by the application in order to check if the serial interface is
      effectively enabled (active) or not. The protected fields of this function can
      only be updated when the SITFACTIVE is set , please refer to Section 1.4.15:
      Register protection for details. The delay between a transition on SITFEN and
      a transition on SITFACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck.
      - 0: The serial interface is not active, and can be configured if needed - 1:
      The serial interface is active, and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_BSMX5CR
  displayName: MDF_BSMX5CR
  description: This register is used to select the bitstream to be provided to the
    corresponding digital filter and to the SCD.
  addressOffset: 772
  size: 32
  resetValue: 0
  fields:
  - name: BSSEL
    description: 'Bitstream Selection Set and cleared by software. This field is used
      to select the bitstream to be processed for the digital filter x and for the
      SCDx. The size of this field depends on the number of DFLTx instantiated. If
      the BSSEL is selecting an input which is not instantiated, the MDF will select
      the valid stream bs[x]_F having the higher index number. - 00000: The bitstream
      bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided
      to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx
      (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx
      (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and
      SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx
      and SCDx (if instantiated) This field can be write-protected, please refer to
      Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: BSMXACTIVE
    description: 'BSMX Active flag Set and cleared by hardware. This flag must be
      used by the application in order to check if the BSMX is effectively enabled
      (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set to    .
      The BSMXACTIVE flag is a logical     between OLDACTIVE, DFLTACTIVE, and SCDACTIVE
      flags. Both of them must be set to     in order update BSSEL[4:0] field. - 0:
      The BSMX is not active, and can be configured if needed - 1: The BSMX is active,
      and protected fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT5CR
  displayName: MDF_DFLT5CR
  description: This register is used to control the digital filter x.
  addressOffset: 776
  size: 32
  resetValue: 0
  fields:
  - name: DFLTEN
    description: 'Digital Filter Enable Set and cleared by software. This bit is used
      to control the start of acquisition of the corresponding digital filter path.
      The behavior of this bit depends on ACQMOD and external events. or the acquisition
      starts when the proper trigger event occurs if ACQMOD =  01x . The serial or
      parallel interface delivering the samples shall be enabled as well. - 0: The
      acquisition is stopped immediately - 1: The acquisition is immediately started
      if ACQMOD =  00x  or  1xx ,'
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: DMAEN
    description: 'DMA Requests Enable Set and cleared by software. This bit is used
      to control the generation of DMA request in order to transfer the processed
      samples into the memory. - 0: The DMA interface for the corresponding digital
      filter is disabled - 1: The DMA interface for the corresponding digital filter
      is enabled This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: FTH
    description: 'RXFIFO Threshold selection Set and cleared by software. This bit
      is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs
      working in interleaved transfer mode. Refer to Section 1.4.13.4: Using the interleaved
      transfer mode for details. - 0: RXFIFO threshold event generated when the RXFIFO
      is not empty - 1: RXFIFO threshold event generated when the RXFIFO is half-full
      This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: ACQMOD
    description: 'Digital filter Trigger mode Set and cleared by software. This field
      is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition
      mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous
      acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window,
      continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 4
    bitWidth: 3
    access: read-write
  - name: TRGSENS
    description: 'Digital filter Trigger sensitivity selection Set and cleared by
      software. This field is used to select the trigger sensitivity of the external
      signals - 0: A rising edge event triggers the acquisition - 1: A falling edge
      even triggers the acquisition Note that when the trigger source is TRGO or OLDx
      event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity
      is forced to falling edge, when OLDx event is selected, the sensitivity is forced
      to rising edge. This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: TRGSRC
    description: 'Digital filter Trigger signal selection, Set and cleared by software.
      This field is used to select which external signals is used as trigger for the
      corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected
      - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field
      can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 12
    bitWidth: 4
    access: read-write
  - name: SNPSFMT
    description: 'Snapshot data format Set and cleared by software. This field is
      used to select the data format for the snapshot mode. - 0: The integrator counter
      (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution
      of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9]
      of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can
      be write-protected, please refer to Section 1.4.15: Register protection for
      details.'
    bitOffset: 16
    bitWidth: 1
    access: read-write
  - name: NBDIS
    description: 'Number of samples to be discarded Set and cleared by software. This
      field is used to define the number of samples to be discarded every time the
      DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2
      samples discarded ... - 255: 255 samples discarded This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 20
    bitWidth: 8
    access: read-write
  - name: DFLTRUN
    description: 'Digital filter Run Status Flag Set and cleared by hardware. This
      bit indicates if the digital filter is running or not. - 0: The digital filter
      is not running, and ready to accept a new trigger event - 1: The digital filter
      is running'
    bitOffset: 30
    bitWidth: 1
    access: read-only
  - name: DFLTACTIVE
    description: 'Digital filter Active Flag Set and cleared by hardware. This bit
      indicates if the digital filter is active: can be running or waiting for events.
      - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN
      bit) if needed - 1: The digital filter is active'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT5CICR
  displayName: MDF_DFLT5CICR
  description: This register is used to control the main CIC filter.
  addressOffset: 780
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DATSRC
    description: 'Source data for the digital filter Set and cleared by software.
      0x: Select the stream coming from the BSMX - 10: Select the stream coming from
      the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: CICMOD
    description: 'Select the CIC mode Set and cleared by software. This field allows
      the application to select the configuration and the order of the MCIC. When
      CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main
      CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector -
      000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured
      in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC
      (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters,
      and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split
      into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100:
      The CIC is configured in single sinc4 filter others: The CIC is configured in
      single sinc5 filter This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 3
  - name: MCICD
    description: 'CIC decimation ratio selection Set and cleared by software. This
      bit is used to allow the application to select the decimation ratio of the CIC.
      Decimation ratio smaller than 2 is not allowed. The decimation ratio is given
      by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation
      ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 8
    bitWidth: 9
  - name: SCALE
    description: 'Scaling factor selection Set and cleared by software. This field
      is used to allow the application to select the gain to be applied at CIC output.
      Please refer to Table 13: Possible gain values for details. If the application
      attempts to write a new gain value while the previous one is not yet applied,
      this new gain value is ignored. Reading back the SCALE[5:0] field will inform
      the application on the current gain value. - 100000: - 48.2 dB, or shift right
      by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift
      right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by
      1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB,
      or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits'
    bitOffset: 20
    bitWidth: 6
- name: MDF_DFLT5RSFR
  displayName: MDF_DFLT5RSFR
  description: This register is used to control the reshape and HPF filters.
  addressOffset: 784
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: RSFLTBYP
    description: 'Reshaper filter bypass Set and cleared by software. This bit is
      used to bypass the reshape filter and its decimation block. - 0: The reshape
      filter is not bypassed (Default value) - 1: The reshape filter is bypassed This
      field can be write-protected, please refer to Section 1.4.15: Register protection
      for details.'
    bitOffset: 0
    bitWidth: 1
  - name: RSFLTD
    description: 'Reshaper filter decimation ratio Set and cleared by software. This
      bit is used to select the decimation ratio for the reshape filter - 0: Decimation
      ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 1
  - name: HPFBYP
    description: 'High-Pass Filter bypass Set and cleared by software. This bit is
      used to bypass the high-pass filter. - 0: The high pass filter is not bypassed
      (Default value) - 1: The high pass filter is bypassed This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 7
    bitWidth: 1
  - name: HPFC
    description: 'High-pass filter cut-off frequency Set and cleared by software.
      This field is used to select the cut-off frequency of the high-pass filter.
      FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency
      = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency
      = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be
      write-protected, please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 8
    bitWidth: 2
- name: MDF_DFLT5INTR
  displayName: MDF_DFLT5INTR
  description: This register is used to the integrator (INT) settings.
  addressOffset: 788
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: INTDIV
    description: 'Integrator output division Set and cleared by software. This bit
      is used to rescale the signal at the integrator output in order keep the data
      width lower than 24 bits. - 00: The integrator data outputs are divided by 128
      (Default value) - 01: The integrator data outputs are divided by 32 - 10: The
      integrator data outputs are divided by 4 - 11: The integrator data outputs are
      not divided This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 0
    bitWidth: 2
  - name: INTVAL
    description: 'Integration value selection Set and cleared by software. This field
      is used to select the integration value. - 0: The integration value is 1, meaning
      bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration
      value is 3 ... - 127: The integration value is 128 This field can be write-protected,
      please refer to Section 1.4.15: Register protection for details.'
    bitOffset: 4
    bitWidth: 7
- name: MDF_OLD5CR
  displayName: MDF_OLD5CR
  description: This register is used to configure the Out-of Limit Detector function.
  addressOffset: 792
  size: 32
  resetValue: 0
  fields:
  - name: OLDEN
    description: 'Over-Current Detector Enable Set and cleared by software. - 0: The
      OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC
      filter working in continuous mode.'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: THINB
    description: 'Threshold In band Set and cleared by software. - 0: The OLD generates
      an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value)
      - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher
      than OLDTHL This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: BKOLD
    description: 'Break signal assignment for out-of limit detector Set and cleared
      by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold
      event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event
      This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: ACICN
    description: 'OLD CIC order selection Set and cleared by software. This field
      allows the application to select the type, and the order of the ACIC. This field
      is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc
      filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter
      type This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 12
    bitWidth: 2
    access: read-write
  - name: ACICD
    description: 'OLD CIC decimation ratio selection Set and cleared by software.
      This field is used to allow the application to select the decimation ratio of
      the ACIC. This field is only taken into account by the MDF when CICMOD[2:0]
      =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is
      1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio
      is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please
      refer to Section 1.4.15: Register protection for details.'
    bitOffset: 17
    bitWidth: 5
    access: read-write
  - name: OLDACTIVE
    description: 'OLD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the OLD is effectively enabled (active)
      or not. The protected fields and registers of this function can only be updated
      when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection
      for details. The delay between a transition on OLDEN and a transition on OLDACTIVE
      is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not
      active, and can be configured if needed - 1: The OLD is active, and protected
      fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_OLD5THLR
  displayName: MDF_OLD5THLR
  description: This register is used for the adjustment of the Out-off Limit low threshold.
  addressOffset: 796
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHL
    description: 'OLD Low Threshold Value Set and cleared by software. OLDTHL represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHL. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details.'
    bitOffset: 0
    bitWidth: 26
- name: MDF_OLD5THHR
  displayName: MDF_OLD5THHR
  description: This register is used for the adjustment of the Out-off Limit high
    threshold.
  addressOffset: 800
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OLDTHH
    description: 'OLD High Threshold Value Set and cleared by software. OLDTHH represents
      a 26-bit signed value. The real threshold compared to the signal provided by
      the filter is OLDTHH. This field can be write-protected, please refer to Section
      1.4.15: Register protection for details'
    bitOffset: 0
    bitWidth: 26
- name: MDF_DLY5CR
  displayName: MDF_DLY5CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 804
  size: 32
  resetValue: 0
  fields:
  - name: SKPDLY
    description: 'Delay to apply to a bitstream Set and cleared by software. Defines
      the number of input samples that will be skipped. Skipping is applied immediately
      after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN
      =  1 . If SKPBF =  1  the value written into the register is ignored by the
      delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped,
      ... - 127: 127 input sample skipped,'
    bitOffset: 0
    bitWidth: 7
    access: read-write
  - name: SKPBF
    description: 'Skip Busy flag Set and cleared by hardware. Shall be used in order
      to control if the delay sequence is completed. - 0: Reading  0  means that the
      MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means
      that last valid SKPDLY[6:0] is still under precessing.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_SCD5CR
  displayName: MDF_SCD5CR
  description: This register is used for the adjustment stream delays.
  addressOffset: 808
  size: 32
  resetValue: 0
  fields:
  - name: SCDEN
    description: 'Short circuit detector enable Set and cleared by software. - 0:
      The short circuit detector is disabled, - 1: The short circuit detector is enabled,'
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: BKSCD
    description: 'Break signal assignment for short circuit detector Set and cleared
      by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this
      SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD
      event This field can be write-protected, please refer to Section 1.4.15: Register
      protection for details.'
    bitOffset: 4
    bitWidth: 4
    access: read-write
  - name: SCDT
    description: 'Short-circuit detector threshold Set and cleared by software. These
      bits are written by software to define the threshold counter for the short-circuit
      detector. If this value is reached, then a short-circuit detector event occurs
      on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event,
      - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s
      or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate
      an event, This field can be write-protected, please refer to Section 1.4.15:
      Register protection for details.'
    bitOffset: 12
    bitWidth: 8
    access: read-write
  - name: SCDACTIVE
    description: 'SCD Active flag Set and cleared by hardware. This flag must be used
      by the application in order to check if the SCD is effectively enabled (active)
      or not. The protected fields of this function can only be updated when the SCDACTIVE
      is set to    a   a  , please refer to Section 1.4.15: Register protection for
      details. The delay between a transition on SCDEN and a transition on SCDACTIVE
      is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not
      active, and can be configured if needed - 1: The SCD is active, and protected
      fields cannot be configured.'
    bitOffset: 31
    bitWidth: 1
    access: read-only
- name: MDF_DFLT5IER
  displayName: MDF_DFLT5IER
  description: MDF DFLTx interrupt enable register x
  addressOffset: 812
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: FTHIE
    description: 'RXFIFO threshold interrupt enable Set and cleared by software. -
      0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled'
    bitOffset: 0
    bitWidth: 1
  - name: DOVRIE
    description: 'Data overflow interrupt enable Set and cleared by software. - 0:
      Data overflow interrupt disabled - 1: Data overflow interrupt enabled'
    bitOffset: 1
    bitWidth: 1
  - name: SSDRIE
    description: 'Snapshot data ready interrupt enable Set and cleared by software.
      - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt
      enabled'
    bitOffset: 2
    bitWidth: 1
  - name: OLDIE
    description: 'Out-of Limit interrupt enable Set and cleared by software. - 0:
      OLD event interrupt disabled - 1: OLD event interrupt enabled'
    bitOffset: 4
    bitWidth: 1
  - name: SSOVRIE
    description: 'Snapshot overrun interrupt enable Set and cleared by software. -
      0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled'
    bitOffset: 7
    bitWidth: 1
  - name: SCDIE
    description: 'Short-Circuit Detector interrupt enable Set and cleared by software.
      - 0: SCD interrupt disabled - 1: SCD interrupt enabled'
    bitOffset: 8
    bitWidth: 1
  - name: SATIE
    description: 'Saturation detection interrupt enable Set and cleared by software.
      - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled'
    bitOffset: 9
    bitWidth: 1
  - name: CKABIE
    description: 'Clock absence detection interrupt enable Set and cleared by software.
      - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled'
    bitOffset: 10
    bitWidth: 1
  - name: RFOVRIE
    description: 'Reshape Filter Overrun interrupt enable Set and cleared by software.
      - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt
      enabled'
    bitOffset: 11
    bitWidth: 1
- name: MDF_DFLT5ISR
  displayName: MDF_DFLT5ISR
  description: This register contains the status flags for each digital filter path.
  addressOffset: 816
  size: 32
  resetValue: 0
  fields:
  - name: FTHF
    description: 'RXFIFO threshold flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is
      not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO
      reached the threshold, writing  1  clears this flag.'
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: DOVRF
    description: 'Data overflow flag Set by hardware, and cleared by software by writing
      this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has
      no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears
      this flag.'
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: SSDRF
    description: 'Snapshot data ready flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no data is available
      on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new
      data is available on MDF_SNPSxDR, writing  1  clears this flag.'
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: RXNEF
    description: 'RXFIFO Not Empty flag Set and cleared by hardware according to the
      RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means
      that the RXFIFO is not empty.'
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: OLDF
    description: 'Out-of Limit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected,
      writing  1  clears THHF, THLF and OLDF flags.'
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: THLF
    description: 'Low threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the low threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last
      OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD
      event occurred'
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: THHF
    description: 'High threshold status flag Set by hardware, and cleared by software
      by writing OLDF bit to  1 . This flag indicates the status of the high threshold
      comparator when the last OLD event occurred. This bit gives additional information
      on the conditions triggering the last OLD event. It can be cleared by writing
      OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last
      OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD
      event occurred'
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: SSOVRF
    description: 'Snapshot overrun flag Set by hardware, and cleared by software by
      writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event
      is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot
      overrun event is detected, writing  1  clears this flag.'
    bitOffset: 7
    bitWidth: 1
    access: read-write
  - name: SCDF
    description: 'Short-Circuit Detector flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected,
      writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected,
      writing  1  clears this flag.'
    bitOffset: 8
    bitWidth: 1
    access: read-write
  - name: SATF
    description: 'Saturation detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected,
      writing  0  has no effect. - 1: Reading  1  means that a saturation is detected,
      writing  1  clears this flag.'
    bitOffset: 9
    bitWidth: 1
    access: read-write
  - name: CKABF
    description: 'Clock absence detection flag Set by hardware, and cleared by software
      by writing this bit to  1 . - 0: Reading  0  means that no clock absence is
      detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence
      is detected, writing  1  clears this flag.'
    bitOffset: 10
    bitWidth: 1
    access: read-write
  - name: RFOVRF
    description: 'Reshape Filter Overrun detection flag Set by hardware, and cleared
      by software by writing this bit to  1 . - 0: Reading  0  means that no reshape
      filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means
      that reshape filter overrun is detected, writing  1  clears this flag.'
    bitOffset: 11
    bitWidth: 1
    access: read-write
- name: MDF_OEC5CR
  displayName: MDF_OEC5CR
  description: This register contains the offset compensation value.
  addressOffset: 820
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: OFFSET
    description: Offset error compensation Set and cleared by software. If the application
      attempts to write a new offset value while the previous one is not yet applied,
      this new offset value is ignored. Reading back the OFFSET[25:0] field will inform
      the application on the current offset value. OFFSET[25:0] represents the value
      to be subtracted to the signal before going to the SCALE.
    bitOffset: 0
    bitWidth: 26
    access: read-write
- name: MDF_SNPS5DR
  displayName: MDF_SNPS5DR
  description: This register is used to read the data processed by each digital filter
    in snapshot mode.
  addressOffset: 876
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: MCICDC
    description: Contains the MCIC decimation counter value at the moment of the last
      trigger event occurs (MCIC_CNT)
    bitOffset: 0
    bitWidth: 9
  - name: EXTSDR
    description: Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit
      7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1
      , this field contains the INT accumulator counter value at the moment of the
      last trigger event occurs (INT_CNT).
    bitOffset: 9
    bitWidth: 7
  - name: SDR
    description: Contains the 16 MSB of the last valid data processed by the digital
      filter.
    bitOffset: 16
    bitWidth: 16
- name: MDF_DFLT5DR
  displayName: MDF_DFLT5DR
  description: This register is used to read the data processed by each digital filter.
  addressOffset: 880
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: DR
    description: Data processed by digital filter.
    bitOffset: 8
    bitWidth: 24
interrupts:
- name: MDF1_FLT0
  description: MDF1 filter 0 global interrupt
  value: 102
- name: MDF1_FLT1
  description: MDF1 filter 1 global interrupt
  value: 103
- name: MDF1_FLT2
  description: MDF1 filter 2 global interrupt
  value: 104
- name: MDF1_FLT3
  description: MDF1 filter 3 global interrupt
  value: 105
- name: MDF1_FLT4
  description: MDF1 filter 4 global interrupt
  value: 121
- name: MDF1_FLT5
  description: MDF1 filter 5 global interrupt
  value: 122
addressBlocks:
- offset: 0
  size: 4096
  usage: registers
