Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 28 12:50:01 2023
| Host         : LAPTOP-5FSB23OP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file StateMachine_timing_summary_routed.rpt -pb StateMachine_timing_summary_routed.pb -rpx StateMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : StateMachine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     70          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (299)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (299)
--------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: CLOK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CLR_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[39]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[40]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[41]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[42]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[43]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[44]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[45]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[46]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[47]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[48]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[49]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[50]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[51]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[52]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[53]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[54]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[55]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tmp_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  149          inf        0.000                      0                  149           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InfoOutput_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            InfoOutput[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 4.499ns (48.346%)  route 4.807ns (51.654%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         LDCE                         0.000     0.000 r  InfoOutput_reg[0]/G
    SLICE_X58Y94         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  InfoOutput_reg[0]/Q
                         net (fo=1, routed)           4.807     5.366    InfoOutput_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         3.940     9.306 r  InfoOutput_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.306    InfoOutput[0]
    A15                                                               r  InfoOutput[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InfoOutput_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            InfoOutput[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 4.582ns (49.515%)  route 4.672ns (50.485%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         LDCE                         0.000     0.000 r  InfoOutput_reg[2]/G
    SLICE_X60Y94         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  InfoOutput_reg[2]/Q
                         net (fo=1, routed)           4.672     5.297    InfoOutput_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         3.957     9.254 r  InfoOutput_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.254    InfoOutput[2]
    A14                                                               r  InfoOutput[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InfoOutput_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            InfoOutput[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 4.521ns (54.387%)  route 3.791ns (45.613%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         LDCE                         0.000     0.000 r  InfoOutput_reg[1]/G
    SLICE_X58Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  InfoOutput_reg[1]/Q
                         net (fo=1, routed)           3.791     4.350    InfoOutput_OBUF[1]
    B15                  OBUF (Prop_obuf_I_O)         3.962     8.312 r  InfoOutput_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.312    InfoOutput[1]
    B15                                                               r  InfoOutput[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 4.460ns (72.811%)  route 1.665ns (27.189%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE                         0.000     0.000 r  Q_reg/C
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Q_reg/Q
                         net (fo=1, routed)           1.665     2.183    Q_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.942     6.125 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     6.125    Q
    H1                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SingalOut_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SingalOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 4.414ns (72.469%)  route 1.677ns (27.531%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE                         0.000     0.000 r  SingalOut_reg/C
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SingalOut_reg/Q
                         net (fo=1, routed)           1.677     2.133    SingalOut_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.958     6.091 r  SingalOut_OBUF_inst/O
                         net (fo=0)                   0.000     6.091    SingalOut
    L1                                                                r  SingalOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            tmp_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.268ns  (logic 1.580ns (37.030%)  route 2.688ns (62.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    M1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  CS_IBUF_inst/O
                         net (fo=1, routed)           1.147     2.603    CS_IBUF
    SLICE_X65Y82         LUT1 (Prop_lut1_I0_O)        0.124     2.727 r  tmp[55]_i_1/O
                         net (fo=56, routed)          1.541     4.268    p_0_in
    SLICE_X60Y91         FDRE                                         r  tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            tmp_reg[49]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.268ns  (logic 1.580ns (37.030%)  route 2.688ns (62.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    M1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  CS_IBUF_inst/O
                         net (fo=1, routed)           1.147     2.603    CS_IBUF
    SLICE_X65Y82         LUT1 (Prop_lut1_I0_O)        0.124     2.727 r  tmp[55]_i_1/O
                         net (fo=56, routed)          1.541     4.268    p_0_in
    SLICE_X60Y91         FDRE                                         r  tmp_reg[49]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            tmp_reg[50]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.268ns  (logic 1.580ns (37.030%)  route 2.688ns (62.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    M1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  CS_IBUF_inst/O
                         net (fo=1, routed)           1.147     2.603    CS_IBUF
    SLICE_X65Y82         LUT1 (Prop_lut1_I0_O)        0.124     2.727 r  tmp[55]_i_1/O
                         net (fo=56, routed)          1.541     4.268    p_0_in
    SLICE_X60Y91         FDRE                                         r  tmp_reg[50]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            tmp_reg[51]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.268ns  (logic 1.580ns (37.030%)  route 2.688ns (62.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    M1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  CS_IBUF_inst/O
                         net (fo=1, routed)           1.147     2.603    CS_IBUF
    SLICE_X65Y82         LUT1 (Prop_lut1_I0_O)        0.124     2.727 r  tmp[55]_i_1/O
                         net (fo=56, routed)          1.541     4.268    p_0_in
    SLICE_X60Y91         FDRE                                         r  tmp_reg[51]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLR_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.231ns  (logic 0.963ns (22.760%)  route 3.268ns (77.240%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE                         0.000     0.000 r  tmp_reg[9]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tmp_reg[9]/Q
                         net (fo=2, routed)           0.941     1.360    p_0_out[10]
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.296     1.656 r  FSM_reg[1]_i_11/O
                         net (fo=1, routed)           0.890     2.547    FSM_reg[1]_i_11_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I3_O)        0.124     2.671 f  FSM_reg[1]_i_3/O
                         net (fo=4, routed)           0.813     3.483    FSM_reg[1]_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.607 f  CLR_i_2/O
                         net (fo=1, routed)           0.624     4.231    CLR_i_2_n_0
    SLICE_X62Y93         FDCE                                         f  CLR_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE                         0.000     0.000 r  tmp_reg[7]/C
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tmp_reg[7]/Q
                         net (fo=2, routed)           0.073     0.221    p_0_out[8]
    SLICE_X65Y92         FDRE                                         r  tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[47]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[48]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE                         0.000     0.000 r  tmp_reg[47]/C
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tmp_reg[47]/Q
                         net (fo=2, routed)           0.074     0.222    p_0_out[48]
    SLICE_X65Y92         FDRE                                         r  tmp_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.798%)  route 0.114ns (47.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  tmp_reg[6]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tmp_reg[6]/Q
                         net (fo=2, routed)           0.114     0.242    p_0_out[7]
    SLICE_X64Y92         FDRE                                         r  tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE                         0.000     0.000 r  tmp_reg[0]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmp_reg[0]/Q
                         net (fo=2, routed)           0.115     0.256    p_0_out[1]
    SLICE_X65Y92         FDRE                                         r  tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  tmp_reg[22]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tmp_reg[22]/Q
                         net (fo=2, routed)           0.131     0.259    p_0_out[23]
    SLICE_X63Y92         FDRE                                         r  tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[38]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.418%)  route 0.131ns (50.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE                         0.000     0.000 r  tmp_reg[38]/C
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tmp_reg[38]/Q
                         net (fo=2, routed)           0.131     0.259    p_0_out[39]
    SLICE_X61Y92         FDRE                                         r  tmp_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE                         0.000     0.000 r  tmp_reg[8]/C
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tmp_reg[8]/Q
                         net (fo=2, routed)           0.135     0.263    p_0_out[9]
    SLICE_X65Y92         FDRE                                         r  tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[52]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[53]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.342%)  route 0.142ns (52.658%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE                         0.000     0.000 r  tmp_reg[52]/C
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tmp_reg[52]/Q
                         net (fo=3, routed)           0.142     0.270    p_0_out[53]
    SLICE_X61Y91         FDRE                                         r  tmp_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE                         0.000     0.000 r  tmp_reg[25]/C
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmp_reg[25]/Q
                         net (fo=3, routed)           0.131     0.272    p_0_out[26]
    SLICE_X62Y92         FDRE                                         r  tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmp_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmp_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.001%)  route 0.131ns (46.999%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE                         0.000     0.000 r  tmp_reg[30]/C
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tmp_reg[30]/Q
                         net (fo=2, routed)           0.131     0.279    p_0_out[31]
    SLICE_X60Y92         FDRE                                         r  tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------





