
STM32F103_Peripheral_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08004000  08004000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000585c  08004130  08004130  00001130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08009990  08009990  00006990  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d40  08009d40  0000728c  2**0
                  CONTENTS
  4 .ARM          00000008  08009d40  08009d40  00006d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d48  08009d48  0000728c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d48  08009d48  00006d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d4c  08009d4c  00006d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000028c  20000000  08009d50  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000464  2000028c  08009fdc  0000728c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  08009fdc  000076f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000728c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004675  00000000  00000000  000072b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001353  00000000  00000000  0000b92a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000470  00000000  00000000  0000cc80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000032d  00000000  00000000  0000d0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003da8  00000000  00000000  0000d41d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004b29  00000000  00000000  000111c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000cd12  00000000  00000000  00015cee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00022a00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023ac  00000000  00000000  00022a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00024df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08004130 <__do_global_dtors_aux>:
 8004130:	b510      	push	{r4, lr}
 8004132:	4c05      	ldr	r4, [pc, #20]	@ (8004148 <__do_global_dtors_aux+0x18>)
 8004134:	7823      	ldrb	r3, [r4, #0]
 8004136:	b933      	cbnz	r3, 8004146 <__do_global_dtors_aux+0x16>
 8004138:	4b04      	ldr	r3, [pc, #16]	@ (800414c <__do_global_dtors_aux+0x1c>)
 800413a:	b113      	cbz	r3, 8004142 <__do_global_dtors_aux+0x12>
 800413c:	4804      	ldr	r0, [pc, #16]	@ (8004150 <__do_global_dtors_aux+0x20>)
 800413e:	f3af 8000 	nop.w
 8004142:	2301      	movs	r3, #1
 8004144:	7023      	strb	r3, [r4, #0]
 8004146:	bd10      	pop	{r4, pc}
 8004148:	2000028c 	.word	0x2000028c
 800414c:	00000000 	.word	0x00000000
 8004150:	08009974 	.word	0x08009974

08004154 <frame_dummy>:
 8004154:	b508      	push	{r3, lr}
 8004156:	4b03      	ldr	r3, [pc, #12]	@ (8004164 <frame_dummy+0x10>)
 8004158:	b11b      	cbz	r3, 8004162 <frame_dummy+0xe>
 800415a:	4903      	ldr	r1, [pc, #12]	@ (8004168 <frame_dummy+0x14>)
 800415c:	4803      	ldr	r0, [pc, #12]	@ (800416c <frame_dummy+0x18>)
 800415e:	f3af 8000 	nop.w
 8004162:	bd08      	pop	{r3, pc}
 8004164:	00000000 	.word	0x00000000
 8004168:	20000290 	.word	0x20000290
 800416c:	08009974 	.word	0x08009974

08004170 <strlen>:
 8004170:	4603      	mov	r3, r0
 8004172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004176:	2a00      	cmp	r2, #0
 8004178:	d1fb      	bne.n	8004172 <strlen+0x2>
 800417a:	1a18      	subs	r0, r3, r0
 800417c:	3801      	subs	r0, #1
 800417e:	4770      	bx	lr

08004180 <__aeabi_fmul>:
 8004180:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004184:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8004188:	bf1e      	ittt	ne
 800418a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800418e:	ea92 0f0c 	teqne	r2, ip
 8004192:	ea93 0f0c 	teqne	r3, ip
 8004196:	d06f      	beq.n	8004278 <__aeabi_fmul+0xf8>
 8004198:	441a      	add	r2, r3
 800419a:	ea80 0c01 	eor.w	ip, r0, r1
 800419e:	0240      	lsls	r0, r0, #9
 80041a0:	bf18      	it	ne
 80041a2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80041a6:	d01e      	beq.n	80041e6 <__aeabi_fmul+0x66>
 80041a8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80041ac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80041b0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80041b4:	fba0 3101 	umull	r3, r1, r0, r1
 80041b8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80041bc:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80041c0:	bf3e      	ittt	cc
 80041c2:	0049      	lslcc	r1, r1, #1
 80041c4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80041c8:	005b      	lslcc	r3, r3, #1
 80041ca:	ea40 0001 	orr.w	r0, r0, r1
 80041ce:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80041d2:	2afd      	cmp	r2, #253	@ 0xfd
 80041d4:	d81d      	bhi.n	8004212 <__aeabi_fmul+0x92>
 80041d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80041de:	bf08      	it	eq
 80041e0:	f020 0001 	biceq.w	r0, r0, #1
 80041e4:	4770      	bx	lr
 80041e6:	f090 0f00 	teq	r0, #0
 80041ea:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80041ee:	bf08      	it	eq
 80041f0:	0249      	lsleq	r1, r1, #9
 80041f2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80041f6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80041fa:	3a7f      	subs	r2, #127	@ 0x7f
 80041fc:	bfc2      	ittt	gt
 80041fe:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8004202:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8004206:	4770      	bxgt	lr
 8004208:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800420c:	f04f 0300 	mov.w	r3, #0
 8004210:	3a01      	subs	r2, #1
 8004212:	dc5d      	bgt.n	80042d0 <__aeabi_fmul+0x150>
 8004214:	f112 0f19 	cmn.w	r2, #25
 8004218:	bfdc      	itt	le
 800421a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800421e:	4770      	bxle	lr
 8004220:	f1c2 0200 	rsb	r2, r2, #0
 8004224:	0041      	lsls	r1, r0, #1
 8004226:	fa21 f102 	lsr.w	r1, r1, r2
 800422a:	f1c2 0220 	rsb	r2, r2, #32
 800422e:	fa00 fc02 	lsl.w	ip, r0, r2
 8004232:	ea5f 0031 	movs.w	r0, r1, rrx
 8004236:	f140 0000 	adc.w	r0, r0, #0
 800423a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800423e:	bf08      	it	eq
 8004240:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8004244:	4770      	bx	lr
 8004246:	f092 0f00 	teq	r2, #0
 800424a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800424e:	bf02      	ittt	eq
 8004250:	0040      	lsleq	r0, r0, #1
 8004252:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8004256:	3a01      	subeq	r2, #1
 8004258:	d0f9      	beq.n	800424e <__aeabi_fmul+0xce>
 800425a:	ea40 000c 	orr.w	r0, r0, ip
 800425e:	f093 0f00 	teq	r3, #0
 8004262:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8004266:	bf02      	ittt	eq
 8004268:	0049      	lsleq	r1, r1, #1
 800426a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800426e:	3b01      	subeq	r3, #1
 8004270:	d0f9      	beq.n	8004266 <__aeabi_fmul+0xe6>
 8004272:	ea41 010c 	orr.w	r1, r1, ip
 8004276:	e78f      	b.n	8004198 <__aeabi_fmul+0x18>
 8004278:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800427c:	ea92 0f0c 	teq	r2, ip
 8004280:	bf18      	it	ne
 8004282:	ea93 0f0c 	teqne	r3, ip
 8004286:	d00a      	beq.n	800429e <__aeabi_fmul+0x11e>
 8004288:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800428c:	bf18      	it	ne
 800428e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8004292:	d1d8      	bne.n	8004246 <__aeabi_fmul+0xc6>
 8004294:	ea80 0001 	eor.w	r0, r0, r1
 8004298:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800429c:	4770      	bx	lr
 800429e:	f090 0f00 	teq	r0, #0
 80042a2:	bf17      	itett	ne
 80042a4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80042a8:	4608      	moveq	r0, r1
 80042aa:	f091 0f00 	teqne	r1, #0
 80042ae:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80042b2:	d014      	beq.n	80042de <__aeabi_fmul+0x15e>
 80042b4:	ea92 0f0c 	teq	r2, ip
 80042b8:	d101      	bne.n	80042be <__aeabi_fmul+0x13e>
 80042ba:	0242      	lsls	r2, r0, #9
 80042bc:	d10f      	bne.n	80042de <__aeabi_fmul+0x15e>
 80042be:	ea93 0f0c 	teq	r3, ip
 80042c2:	d103      	bne.n	80042cc <__aeabi_fmul+0x14c>
 80042c4:	024b      	lsls	r3, r1, #9
 80042c6:	bf18      	it	ne
 80042c8:	4608      	movne	r0, r1
 80042ca:	d108      	bne.n	80042de <__aeabi_fmul+0x15e>
 80042cc:	ea80 0001 	eor.w	r0, r0, r1
 80042d0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80042d4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80042d8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80042dc:	4770      	bx	lr
 80042de:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80042e2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80042e6:	4770      	bx	lr

080042e8 <__aeabi_drsub>:
 80042e8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80042ec:	e002      	b.n	80042f4 <__adddf3>
 80042ee:	bf00      	nop

080042f0 <__aeabi_dsub>:
 80042f0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080042f4 <__adddf3>:
 80042f4:	b530      	push	{r4, r5, lr}
 80042f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80042fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80042fe:	ea94 0f05 	teq	r4, r5
 8004302:	bf08      	it	eq
 8004304:	ea90 0f02 	teqeq	r0, r2
 8004308:	bf1f      	itttt	ne
 800430a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800430e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8004312:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8004316:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800431a:	f000 80e2 	beq.w	80044e2 <__adddf3+0x1ee>
 800431e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8004322:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8004326:	bfb8      	it	lt
 8004328:	426d      	neglt	r5, r5
 800432a:	dd0c      	ble.n	8004346 <__adddf3+0x52>
 800432c:	442c      	add	r4, r5
 800432e:	ea80 0202 	eor.w	r2, r0, r2
 8004332:	ea81 0303 	eor.w	r3, r1, r3
 8004336:	ea82 0000 	eor.w	r0, r2, r0
 800433a:	ea83 0101 	eor.w	r1, r3, r1
 800433e:	ea80 0202 	eor.w	r2, r0, r2
 8004342:	ea81 0303 	eor.w	r3, r1, r3
 8004346:	2d36      	cmp	r5, #54	@ 0x36
 8004348:	bf88      	it	hi
 800434a:	bd30      	pophi	{r4, r5, pc}
 800434c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8004350:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004354:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8004358:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800435c:	d002      	beq.n	8004364 <__adddf3+0x70>
 800435e:	4240      	negs	r0, r0
 8004360:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004364:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8004368:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800436c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8004370:	d002      	beq.n	8004378 <__adddf3+0x84>
 8004372:	4252      	negs	r2, r2
 8004374:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004378:	ea94 0f05 	teq	r4, r5
 800437c:	f000 80a7 	beq.w	80044ce <__adddf3+0x1da>
 8004380:	f1a4 0401 	sub.w	r4, r4, #1
 8004384:	f1d5 0e20 	rsbs	lr, r5, #32
 8004388:	db0d      	blt.n	80043a6 <__adddf3+0xb2>
 800438a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800438e:	fa22 f205 	lsr.w	r2, r2, r5
 8004392:	1880      	adds	r0, r0, r2
 8004394:	f141 0100 	adc.w	r1, r1, #0
 8004398:	fa03 f20e 	lsl.w	r2, r3, lr
 800439c:	1880      	adds	r0, r0, r2
 800439e:	fa43 f305 	asr.w	r3, r3, r5
 80043a2:	4159      	adcs	r1, r3
 80043a4:	e00e      	b.n	80043c4 <__adddf3+0xd0>
 80043a6:	f1a5 0520 	sub.w	r5, r5, #32
 80043aa:	f10e 0e20 	add.w	lr, lr, #32
 80043ae:	2a01      	cmp	r2, #1
 80043b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80043b4:	bf28      	it	cs
 80043b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80043ba:	fa43 f305 	asr.w	r3, r3, r5
 80043be:	18c0      	adds	r0, r0, r3
 80043c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80043c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80043c8:	d507      	bpl.n	80043da <__adddf3+0xe6>
 80043ca:	f04f 0e00 	mov.w	lr, #0
 80043ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80043d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80043d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80043da:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80043de:	d31b      	bcc.n	8004418 <__adddf3+0x124>
 80043e0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80043e4:	d30c      	bcc.n	8004400 <__adddf3+0x10c>
 80043e6:	0849      	lsrs	r1, r1, #1
 80043e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80043ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80043f0:	f104 0401 	add.w	r4, r4, #1
 80043f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80043f8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80043fc:	f080 809a 	bcs.w	8004534 <__adddf3+0x240>
 8004400:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8004404:	bf08      	it	eq
 8004406:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800440a:	f150 0000 	adcs.w	r0, r0, #0
 800440e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004412:	ea41 0105 	orr.w	r1, r1, r5
 8004416:	bd30      	pop	{r4, r5, pc}
 8004418:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800441c:	4140      	adcs	r0, r0
 800441e:	eb41 0101 	adc.w	r1, r1, r1
 8004422:	3c01      	subs	r4, #1
 8004424:	bf28      	it	cs
 8004426:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800442a:	d2e9      	bcs.n	8004400 <__adddf3+0x10c>
 800442c:	f091 0f00 	teq	r1, #0
 8004430:	bf04      	itt	eq
 8004432:	4601      	moveq	r1, r0
 8004434:	2000      	moveq	r0, #0
 8004436:	fab1 f381 	clz	r3, r1
 800443a:	bf08      	it	eq
 800443c:	3320      	addeq	r3, #32
 800443e:	f1a3 030b 	sub.w	r3, r3, #11
 8004442:	f1b3 0220 	subs.w	r2, r3, #32
 8004446:	da0c      	bge.n	8004462 <__adddf3+0x16e>
 8004448:	320c      	adds	r2, #12
 800444a:	dd08      	ble.n	800445e <__adddf3+0x16a>
 800444c:	f102 0c14 	add.w	ip, r2, #20
 8004450:	f1c2 020c 	rsb	r2, r2, #12
 8004454:	fa01 f00c 	lsl.w	r0, r1, ip
 8004458:	fa21 f102 	lsr.w	r1, r1, r2
 800445c:	e00c      	b.n	8004478 <__adddf3+0x184>
 800445e:	f102 0214 	add.w	r2, r2, #20
 8004462:	bfd8      	it	le
 8004464:	f1c2 0c20 	rsble	ip, r2, #32
 8004468:	fa01 f102 	lsl.w	r1, r1, r2
 800446c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8004470:	bfdc      	itt	le
 8004472:	ea41 010c 	orrle.w	r1, r1, ip
 8004476:	4090      	lslle	r0, r2
 8004478:	1ae4      	subs	r4, r4, r3
 800447a:	bfa2      	ittt	ge
 800447c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8004480:	4329      	orrge	r1, r5
 8004482:	bd30      	popge	{r4, r5, pc}
 8004484:	ea6f 0404 	mvn.w	r4, r4
 8004488:	3c1f      	subs	r4, #31
 800448a:	da1c      	bge.n	80044c6 <__adddf3+0x1d2>
 800448c:	340c      	adds	r4, #12
 800448e:	dc0e      	bgt.n	80044ae <__adddf3+0x1ba>
 8004490:	f104 0414 	add.w	r4, r4, #20
 8004494:	f1c4 0220 	rsb	r2, r4, #32
 8004498:	fa20 f004 	lsr.w	r0, r0, r4
 800449c:	fa01 f302 	lsl.w	r3, r1, r2
 80044a0:	ea40 0003 	orr.w	r0, r0, r3
 80044a4:	fa21 f304 	lsr.w	r3, r1, r4
 80044a8:	ea45 0103 	orr.w	r1, r5, r3
 80044ac:	bd30      	pop	{r4, r5, pc}
 80044ae:	f1c4 040c 	rsb	r4, r4, #12
 80044b2:	f1c4 0220 	rsb	r2, r4, #32
 80044b6:	fa20 f002 	lsr.w	r0, r0, r2
 80044ba:	fa01 f304 	lsl.w	r3, r1, r4
 80044be:	ea40 0003 	orr.w	r0, r0, r3
 80044c2:	4629      	mov	r1, r5
 80044c4:	bd30      	pop	{r4, r5, pc}
 80044c6:	fa21 f004 	lsr.w	r0, r1, r4
 80044ca:	4629      	mov	r1, r5
 80044cc:	bd30      	pop	{r4, r5, pc}
 80044ce:	f094 0f00 	teq	r4, #0
 80044d2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80044d6:	bf06      	itte	eq
 80044d8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80044dc:	3401      	addeq	r4, #1
 80044de:	3d01      	subne	r5, #1
 80044e0:	e74e      	b.n	8004380 <__adddf3+0x8c>
 80044e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80044e6:	bf18      	it	ne
 80044e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80044ec:	d029      	beq.n	8004542 <__adddf3+0x24e>
 80044ee:	ea94 0f05 	teq	r4, r5
 80044f2:	bf08      	it	eq
 80044f4:	ea90 0f02 	teqeq	r0, r2
 80044f8:	d005      	beq.n	8004506 <__adddf3+0x212>
 80044fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80044fe:	bf04      	itt	eq
 8004500:	4619      	moveq	r1, r3
 8004502:	4610      	moveq	r0, r2
 8004504:	bd30      	pop	{r4, r5, pc}
 8004506:	ea91 0f03 	teq	r1, r3
 800450a:	bf1e      	ittt	ne
 800450c:	2100      	movne	r1, #0
 800450e:	2000      	movne	r0, #0
 8004510:	bd30      	popne	{r4, r5, pc}
 8004512:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8004516:	d105      	bne.n	8004524 <__adddf3+0x230>
 8004518:	0040      	lsls	r0, r0, #1
 800451a:	4149      	adcs	r1, r1
 800451c:	bf28      	it	cs
 800451e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8004522:	bd30      	pop	{r4, r5, pc}
 8004524:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8004528:	bf3c      	itt	cc
 800452a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800452e:	bd30      	popcc	{r4, r5, pc}
 8004530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8004534:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8004538:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800453c:	f04f 0000 	mov.w	r0, #0
 8004540:	bd30      	pop	{r4, r5, pc}
 8004542:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004546:	bf1a      	itte	ne
 8004548:	4619      	movne	r1, r3
 800454a:	4610      	movne	r0, r2
 800454c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8004550:	bf1c      	itt	ne
 8004552:	460b      	movne	r3, r1
 8004554:	4602      	movne	r2, r0
 8004556:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800455a:	bf06      	itte	eq
 800455c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8004560:	ea91 0f03 	teqeq	r1, r3
 8004564:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8004568:	bd30      	pop	{r4, r5, pc}
 800456a:	bf00      	nop

0800456c <__aeabi_ui2d>:
 800456c:	f090 0f00 	teq	r0, #0
 8004570:	bf04      	itt	eq
 8004572:	2100      	moveq	r1, #0
 8004574:	4770      	bxeq	lr
 8004576:	b530      	push	{r4, r5, lr}
 8004578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800457c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004580:	f04f 0500 	mov.w	r5, #0
 8004584:	f04f 0100 	mov.w	r1, #0
 8004588:	e750      	b.n	800442c <__adddf3+0x138>
 800458a:	bf00      	nop

0800458c <__aeabi_i2d>:
 800458c:	f090 0f00 	teq	r0, #0
 8004590:	bf04      	itt	eq
 8004592:	2100      	moveq	r1, #0
 8004594:	4770      	bxeq	lr
 8004596:	b530      	push	{r4, r5, lr}
 8004598:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800459c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80045a0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80045a4:	bf48      	it	mi
 80045a6:	4240      	negmi	r0, r0
 80045a8:	f04f 0100 	mov.w	r1, #0
 80045ac:	e73e      	b.n	800442c <__adddf3+0x138>
 80045ae:	bf00      	nop

080045b0 <__aeabi_f2d>:
 80045b0:	0042      	lsls	r2, r0, #1
 80045b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80045b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80045ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80045be:	bf1f      	itttt	ne
 80045c0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80045c4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80045c8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80045cc:	4770      	bxne	lr
 80045ce:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80045d2:	bf08      	it	eq
 80045d4:	4770      	bxeq	lr
 80045d6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80045da:	bf04      	itt	eq
 80045dc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80045e0:	4770      	bxeq	lr
 80045e2:	b530      	push	{r4, r5, lr}
 80045e4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80045e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80045ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80045f0:	e71c      	b.n	800442c <__adddf3+0x138>
 80045f2:	bf00      	nop

080045f4 <__aeabi_ul2d>:
 80045f4:	ea50 0201 	orrs.w	r2, r0, r1
 80045f8:	bf08      	it	eq
 80045fa:	4770      	bxeq	lr
 80045fc:	b530      	push	{r4, r5, lr}
 80045fe:	f04f 0500 	mov.w	r5, #0
 8004602:	e00a      	b.n	800461a <__aeabi_l2d+0x16>

08004604 <__aeabi_l2d>:
 8004604:	ea50 0201 	orrs.w	r2, r0, r1
 8004608:	bf08      	it	eq
 800460a:	4770      	bxeq	lr
 800460c:	b530      	push	{r4, r5, lr}
 800460e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8004612:	d502      	bpl.n	800461a <__aeabi_l2d+0x16>
 8004614:	4240      	negs	r0, r0
 8004616:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800461a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800461e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8004622:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8004626:	f43f aed8 	beq.w	80043da <__adddf3+0xe6>
 800462a:	f04f 0203 	mov.w	r2, #3
 800462e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004632:	bf18      	it	ne
 8004634:	3203      	addne	r2, #3
 8004636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800463a:	bf18      	it	ne
 800463c:	3203      	addne	r2, #3
 800463e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8004642:	f1c2 0320 	rsb	r3, r2, #32
 8004646:	fa00 fc03 	lsl.w	ip, r0, r3
 800464a:	fa20 f002 	lsr.w	r0, r0, r2
 800464e:	fa01 fe03 	lsl.w	lr, r1, r3
 8004652:	ea40 000e 	orr.w	r0, r0, lr
 8004656:	fa21 f102 	lsr.w	r1, r1, r2
 800465a:	4414      	add	r4, r2
 800465c:	e6bd      	b.n	80043da <__adddf3+0xe6>
 800465e:	bf00      	nop

08004660 <__aeabi_dmul>:
 8004660:	b570      	push	{r4, r5, r6, lr}
 8004662:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004666:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800466a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800466e:	bf1d      	ittte	ne
 8004670:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004674:	ea94 0f0c 	teqne	r4, ip
 8004678:	ea95 0f0c 	teqne	r5, ip
 800467c:	f000 f8de 	bleq	800483c <__aeabi_dmul+0x1dc>
 8004680:	442c      	add	r4, r5
 8004682:	ea81 0603 	eor.w	r6, r1, r3
 8004686:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800468a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800468e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8004692:	bf18      	it	ne
 8004694:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8004698:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800469c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046a0:	d038      	beq.n	8004714 <__aeabi_dmul+0xb4>
 80046a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80046a6:	f04f 0500 	mov.w	r5, #0
 80046aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80046ae:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80046b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80046b6:	f04f 0600 	mov.w	r6, #0
 80046ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80046be:	f09c 0f00 	teq	ip, #0
 80046c2:	bf18      	it	ne
 80046c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80046c8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80046cc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80046d0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80046d4:	d204      	bcs.n	80046e0 <__aeabi_dmul+0x80>
 80046d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80046da:	416d      	adcs	r5, r5
 80046dc:	eb46 0606 	adc.w	r6, r6, r6
 80046e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80046e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80046e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80046ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80046f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80046f4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80046f8:	bf88      	it	hi
 80046fa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80046fe:	d81e      	bhi.n	800473e <__aeabi_dmul+0xde>
 8004700:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8004704:	bf08      	it	eq
 8004706:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800470a:	f150 0000 	adcs.w	r0, r0, #0
 800470e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004712:	bd70      	pop	{r4, r5, r6, pc}
 8004714:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8004718:	ea46 0101 	orr.w	r1, r6, r1
 800471c:	ea40 0002 	orr.w	r0, r0, r2
 8004720:	ea81 0103 	eor.w	r1, r1, r3
 8004724:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8004728:	bfc2      	ittt	gt
 800472a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800472e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004732:	bd70      	popgt	{r4, r5, r6, pc}
 8004734:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004738:	f04f 0e00 	mov.w	lr, #0
 800473c:	3c01      	subs	r4, #1
 800473e:	f300 80ab 	bgt.w	8004898 <__aeabi_dmul+0x238>
 8004742:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8004746:	bfde      	ittt	le
 8004748:	2000      	movle	r0, #0
 800474a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800474e:	bd70      	pople	{r4, r5, r6, pc}
 8004750:	f1c4 0400 	rsb	r4, r4, #0
 8004754:	3c20      	subs	r4, #32
 8004756:	da35      	bge.n	80047c4 <__aeabi_dmul+0x164>
 8004758:	340c      	adds	r4, #12
 800475a:	dc1b      	bgt.n	8004794 <__aeabi_dmul+0x134>
 800475c:	f104 0414 	add.w	r4, r4, #20
 8004760:	f1c4 0520 	rsb	r5, r4, #32
 8004764:	fa00 f305 	lsl.w	r3, r0, r5
 8004768:	fa20 f004 	lsr.w	r0, r0, r4
 800476c:	fa01 f205 	lsl.w	r2, r1, r5
 8004770:	ea40 0002 	orr.w	r0, r0, r2
 8004774:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8004778:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800477c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004780:	fa21 f604 	lsr.w	r6, r1, r4
 8004784:	eb42 0106 	adc.w	r1, r2, r6
 8004788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800478c:	bf08      	it	eq
 800478e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004792:	bd70      	pop	{r4, r5, r6, pc}
 8004794:	f1c4 040c 	rsb	r4, r4, #12
 8004798:	f1c4 0520 	rsb	r5, r4, #32
 800479c:	fa00 f304 	lsl.w	r3, r0, r4
 80047a0:	fa20 f005 	lsr.w	r0, r0, r5
 80047a4:	fa01 f204 	lsl.w	r2, r1, r4
 80047a8:	ea40 0002 	orr.w	r0, r0, r2
 80047ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80047b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80047b4:	f141 0100 	adc.w	r1, r1, #0
 80047b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80047bc:	bf08      	it	eq
 80047be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80047c2:	bd70      	pop	{r4, r5, r6, pc}
 80047c4:	f1c4 0520 	rsb	r5, r4, #32
 80047c8:	fa00 f205 	lsl.w	r2, r0, r5
 80047cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80047d0:	fa20 f304 	lsr.w	r3, r0, r4
 80047d4:	fa01 f205 	lsl.w	r2, r1, r5
 80047d8:	ea43 0302 	orr.w	r3, r3, r2
 80047dc:	fa21 f004 	lsr.w	r0, r1, r4
 80047e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80047e4:	fa21 f204 	lsr.w	r2, r1, r4
 80047e8:	ea20 0002 	bic.w	r0, r0, r2
 80047ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80047f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80047f4:	bf08      	it	eq
 80047f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80047fa:	bd70      	pop	{r4, r5, r6, pc}
 80047fc:	f094 0f00 	teq	r4, #0
 8004800:	d10f      	bne.n	8004822 <__aeabi_dmul+0x1c2>
 8004802:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8004806:	0040      	lsls	r0, r0, #1
 8004808:	eb41 0101 	adc.w	r1, r1, r1
 800480c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004810:	bf08      	it	eq
 8004812:	3c01      	subeq	r4, #1
 8004814:	d0f7      	beq.n	8004806 <__aeabi_dmul+0x1a6>
 8004816:	ea41 0106 	orr.w	r1, r1, r6
 800481a:	f095 0f00 	teq	r5, #0
 800481e:	bf18      	it	ne
 8004820:	4770      	bxne	lr
 8004822:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8004826:	0052      	lsls	r2, r2, #1
 8004828:	eb43 0303 	adc.w	r3, r3, r3
 800482c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8004830:	bf08      	it	eq
 8004832:	3d01      	subeq	r5, #1
 8004834:	d0f7      	beq.n	8004826 <__aeabi_dmul+0x1c6>
 8004836:	ea43 0306 	orr.w	r3, r3, r6
 800483a:	4770      	bx	lr
 800483c:	ea94 0f0c 	teq	r4, ip
 8004840:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004844:	bf18      	it	ne
 8004846:	ea95 0f0c 	teqne	r5, ip
 800484a:	d00c      	beq.n	8004866 <__aeabi_dmul+0x206>
 800484c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004850:	bf18      	it	ne
 8004852:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004856:	d1d1      	bne.n	80047fc <__aeabi_dmul+0x19c>
 8004858:	ea81 0103 	eor.w	r1, r1, r3
 800485c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004860:	f04f 0000 	mov.w	r0, #0
 8004864:	bd70      	pop	{r4, r5, r6, pc}
 8004866:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800486a:	bf06      	itte	eq
 800486c:	4610      	moveq	r0, r2
 800486e:	4619      	moveq	r1, r3
 8004870:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004874:	d019      	beq.n	80048aa <__aeabi_dmul+0x24a>
 8004876:	ea94 0f0c 	teq	r4, ip
 800487a:	d102      	bne.n	8004882 <__aeabi_dmul+0x222>
 800487c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8004880:	d113      	bne.n	80048aa <__aeabi_dmul+0x24a>
 8004882:	ea95 0f0c 	teq	r5, ip
 8004886:	d105      	bne.n	8004894 <__aeabi_dmul+0x234>
 8004888:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800488c:	bf1c      	itt	ne
 800488e:	4610      	movne	r0, r2
 8004890:	4619      	movne	r1, r3
 8004892:	d10a      	bne.n	80048aa <__aeabi_dmul+0x24a>
 8004894:	ea81 0103 	eor.w	r1, r1, r3
 8004898:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800489c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80048a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80048a4:	f04f 0000 	mov.w	r0, #0
 80048a8:	bd70      	pop	{r4, r5, r6, pc}
 80048aa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80048ae:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80048b2:	bd70      	pop	{r4, r5, r6, pc}

080048b4 <__aeabi_ddiv>:
 80048b4:	b570      	push	{r4, r5, r6, lr}
 80048b6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80048ba:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80048be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80048c2:	bf1d      	ittte	ne
 80048c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80048c8:	ea94 0f0c 	teqne	r4, ip
 80048cc:	ea95 0f0c 	teqne	r5, ip
 80048d0:	f000 f8a7 	bleq	8004a22 <__aeabi_ddiv+0x16e>
 80048d4:	eba4 0405 	sub.w	r4, r4, r5
 80048d8:	ea81 0e03 	eor.w	lr, r1, r3
 80048dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80048e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80048e4:	f000 8088 	beq.w	80049f8 <__aeabi_ddiv+0x144>
 80048e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80048ec:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80048f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80048f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80048f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80048fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004900:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8004904:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004908:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800490c:	429d      	cmp	r5, r3
 800490e:	bf08      	it	eq
 8004910:	4296      	cmpeq	r6, r2
 8004912:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8004916:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800491a:	d202      	bcs.n	8004922 <__aeabi_ddiv+0x6e>
 800491c:	085b      	lsrs	r3, r3, #1
 800491e:	ea4f 0232 	mov.w	r2, r2, rrx
 8004922:	1ab6      	subs	r6, r6, r2
 8004924:	eb65 0503 	sbc.w	r5, r5, r3
 8004928:	085b      	lsrs	r3, r3, #1
 800492a:	ea4f 0232 	mov.w	r2, r2, rrx
 800492e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8004932:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8004936:	ebb6 0e02 	subs.w	lr, r6, r2
 800493a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800493e:	bf22      	ittt	cs
 8004940:	1ab6      	subcs	r6, r6, r2
 8004942:	4675      	movcs	r5, lr
 8004944:	ea40 000c 	orrcs.w	r0, r0, ip
 8004948:	085b      	lsrs	r3, r3, #1
 800494a:	ea4f 0232 	mov.w	r2, r2, rrx
 800494e:	ebb6 0e02 	subs.w	lr, r6, r2
 8004952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004956:	bf22      	ittt	cs
 8004958:	1ab6      	subcs	r6, r6, r2
 800495a:	4675      	movcs	r5, lr
 800495c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8004960:	085b      	lsrs	r3, r3, #1
 8004962:	ea4f 0232 	mov.w	r2, r2, rrx
 8004966:	ebb6 0e02 	subs.w	lr, r6, r2
 800496a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800496e:	bf22      	ittt	cs
 8004970:	1ab6      	subcs	r6, r6, r2
 8004972:	4675      	movcs	r5, lr
 8004974:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004978:	085b      	lsrs	r3, r3, #1
 800497a:	ea4f 0232 	mov.w	r2, r2, rrx
 800497e:	ebb6 0e02 	subs.w	lr, r6, r2
 8004982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004986:	bf22      	ittt	cs
 8004988:	1ab6      	subcs	r6, r6, r2
 800498a:	4675      	movcs	r5, lr
 800498c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004990:	ea55 0e06 	orrs.w	lr, r5, r6
 8004994:	d018      	beq.n	80049c8 <__aeabi_ddiv+0x114>
 8004996:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800499a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800499e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80049a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80049a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80049aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80049ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80049b2:	d1c0      	bne.n	8004936 <__aeabi_ddiv+0x82>
 80049b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80049b8:	d10b      	bne.n	80049d2 <__aeabi_ddiv+0x11e>
 80049ba:	ea41 0100 	orr.w	r1, r1, r0
 80049be:	f04f 0000 	mov.w	r0, #0
 80049c2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80049c6:	e7b6      	b.n	8004936 <__aeabi_ddiv+0x82>
 80049c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80049cc:	bf04      	itt	eq
 80049ce:	4301      	orreq	r1, r0
 80049d0:	2000      	moveq	r0, #0
 80049d2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80049d6:	bf88      	it	hi
 80049d8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80049dc:	f63f aeaf 	bhi.w	800473e <__aeabi_dmul+0xde>
 80049e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80049e4:	bf04      	itt	eq
 80049e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80049ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80049ee:	f150 0000 	adcs.w	r0, r0, #0
 80049f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80049f6:	bd70      	pop	{r4, r5, r6, pc}
 80049f8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80049fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004a00:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8004a04:	bfc2      	ittt	gt
 8004a06:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004a0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004a0e:	bd70      	popgt	{r4, r5, r6, pc}
 8004a10:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004a14:	f04f 0e00 	mov.w	lr, #0
 8004a18:	3c01      	subs	r4, #1
 8004a1a:	e690      	b.n	800473e <__aeabi_dmul+0xde>
 8004a1c:	ea45 0e06 	orr.w	lr, r5, r6
 8004a20:	e68d      	b.n	800473e <__aeabi_dmul+0xde>
 8004a22:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004a26:	ea94 0f0c 	teq	r4, ip
 8004a2a:	bf08      	it	eq
 8004a2c:	ea95 0f0c 	teqeq	r5, ip
 8004a30:	f43f af3b 	beq.w	80048aa <__aeabi_dmul+0x24a>
 8004a34:	ea94 0f0c 	teq	r4, ip
 8004a38:	d10a      	bne.n	8004a50 <__aeabi_ddiv+0x19c>
 8004a3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004a3e:	f47f af34 	bne.w	80048aa <__aeabi_dmul+0x24a>
 8004a42:	ea95 0f0c 	teq	r5, ip
 8004a46:	f47f af25 	bne.w	8004894 <__aeabi_dmul+0x234>
 8004a4a:	4610      	mov	r0, r2
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	e72c      	b.n	80048aa <__aeabi_dmul+0x24a>
 8004a50:	ea95 0f0c 	teq	r5, ip
 8004a54:	d106      	bne.n	8004a64 <__aeabi_ddiv+0x1b0>
 8004a56:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004a5a:	f43f aefd 	beq.w	8004858 <__aeabi_dmul+0x1f8>
 8004a5e:	4610      	mov	r0, r2
 8004a60:	4619      	mov	r1, r3
 8004a62:	e722      	b.n	80048aa <__aeabi_dmul+0x24a>
 8004a64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004a68:	bf18      	it	ne
 8004a6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004a6e:	f47f aec5 	bne.w	80047fc <__aeabi_dmul+0x19c>
 8004a72:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8004a76:	f47f af0d 	bne.w	8004894 <__aeabi_dmul+0x234>
 8004a7a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8004a7e:	f47f aeeb 	bne.w	8004858 <__aeabi_dmul+0x1f8>
 8004a82:	e712      	b.n	80048aa <__aeabi_dmul+0x24a>

08004a84 <__gedf2>:
 8004a84:	f04f 3cff 	mov.w	ip, #4294967295
 8004a88:	e006      	b.n	8004a98 <__cmpdf2+0x4>
 8004a8a:	bf00      	nop

08004a8c <__ledf2>:
 8004a8c:	f04f 0c01 	mov.w	ip, #1
 8004a90:	e002      	b.n	8004a98 <__cmpdf2+0x4>
 8004a92:	bf00      	nop

08004a94 <__cmpdf2>:
 8004a94:	f04f 0c01 	mov.w	ip, #1
 8004a98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004aa8:	bf18      	it	ne
 8004aaa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004aae:	d01b      	beq.n	8004ae8 <__cmpdf2+0x54>
 8004ab0:	b001      	add	sp, #4
 8004ab2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8004ab6:	bf0c      	ite	eq
 8004ab8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004abc:	ea91 0f03 	teqne	r1, r3
 8004ac0:	bf02      	ittt	eq
 8004ac2:	ea90 0f02 	teqeq	r0, r2
 8004ac6:	2000      	moveq	r0, #0
 8004ac8:	4770      	bxeq	lr
 8004aca:	f110 0f00 	cmn.w	r0, #0
 8004ace:	ea91 0f03 	teq	r1, r3
 8004ad2:	bf58      	it	pl
 8004ad4:	4299      	cmppl	r1, r3
 8004ad6:	bf08      	it	eq
 8004ad8:	4290      	cmpeq	r0, r2
 8004ada:	bf2c      	ite	cs
 8004adc:	17d8      	asrcs	r0, r3, #31
 8004ade:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8004ae2:	f040 0001 	orr.w	r0, r0, #1
 8004ae6:	4770      	bx	lr
 8004ae8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004af0:	d102      	bne.n	8004af8 <__cmpdf2+0x64>
 8004af2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004af6:	d107      	bne.n	8004b08 <__cmpdf2+0x74>
 8004af8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004b00:	d1d6      	bne.n	8004ab0 <__cmpdf2+0x1c>
 8004b02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004b06:	d0d3      	beq.n	8004ab0 <__cmpdf2+0x1c>
 8004b08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop

08004b10 <__aeabi_cdrcmple>:
 8004b10:	4684      	mov	ip, r0
 8004b12:	4610      	mov	r0, r2
 8004b14:	4662      	mov	r2, ip
 8004b16:	468c      	mov	ip, r1
 8004b18:	4619      	mov	r1, r3
 8004b1a:	4663      	mov	r3, ip
 8004b1c:	e000      	b.n	8004b20 <__aeabi_cdcmpeq>
 8004b1e:	bf00      	nop

08004b20 <__aeabi_cdcmpeq>:
 8004b20:	b501      	push	{r0, lr}
 8004b22:	f7ff ffb7 	bl	8004a94 <__cmpdf2>
 8004b26:	2800      	cmp	r0, #0
 8004b28:	bf48      	it	mi
 8004b2a:	f110 0f00 	cmnmi.w	r0, #0
 8004b2e:	bd01      	pop	{r0, pc}

08004b30 <__aeabi_dcmpeq>:
 8004b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b34:	f7ff fff4 	bl	8004b20 <__aeabi_cdcmpeq>
 8004b38:	bf0c      	ite	eq
 8004b3a:	2001      	moveq	r0, #1
 8004b3c:	2000      	movne	r0, #0
 8004b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b42:	bf00      	nop

08004b44 <__aeabi_dcmplt>:
 8004b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b48:	f7ff ffea 	bl	8004b20 <__aeabi_cdcmpeq>
 8004b4c:	bf34      	ite	cc
 8004b4e:	2001      	movcc	r0, #1
 8004b50:	2000      	movcs	r0, #0
 8004b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b56:	bf00      	nop

08004b58 <__aeabi_dcmple>:
 8004b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b5c:	f7ff ffe0 	bl	8004b20 <__aeabi_cdcmpeq>
 8004b60:	bf94      	ite	ls
 8004b62:	2001      	movls	r0, #1
 8004b64:	2000      	movhi	r0, #0
 8004b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b6a:	bf00      	nop

08004b6c <__aeabi_dcmpge>:
 8004b6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b70:	f7ff ffce 	bl	8004b10 <__aeabi_cdrcmple>
 8004b74:	bf94      	ite	ls
 8004b76:	2001      	movls	r0, #1
 8004b78:	2000      	movhi	r0, #0
 8004b7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b7e:	bf00      	nop

08004b80 <__aeabi_dcmpgt>:
 8004b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004b84:	f7ff ffc4 	bl	8004b10 <__aeabi_cdrcmple>
 8004b88:	bf34      	ite	cc
 8004b8a:	2001      	movcc	r0, #1
 8004b8c:	2000      	movcs	r0, #0
 8004b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8004b92:	bf00      	nop

08004b94 <__aeabi_dcmpun>:
 8004b94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004b9c:	d102      	bne.n	8004ba4 <__aeabi_dcmpun+0x10>
 8004b9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8004ba2:	d10a      	bne.n	8004bba <__aeabi_dcmpun+0x26>
 8004ba4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004ba8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004bac:	d102      	bne.n	8004bb4 <__aeabi_dcmpun+0x20>
 8004bae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8004bb2:	d102      	bne.n	8004bba <__aeabi_dcmpun+0x26>
 8004bb4:	f04f 0000 	mov.w	r0, #0
 8004bb8:	4770      	bx	lr
 8004bba:	f04f 0001 	mov.w	r0, #1
 8004bbe:	4770      	bx	lr

08004bc0 <__aeabi_d2iz>:
 8004bc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004bc4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8004bc8:	d215      	bcs.n	8004bf6 <__aeabi_d2iz+0x36>
 8004bca:	d511      	bpl.n	8004bf0 <__aeabi_d2iz+0x30>
 8004bcc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8004bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8004bd4:	d912      	bls.n	8004bfc <__aeabi_d2iz+0x3c>
 8004bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004bda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8004be2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8004be6:	fa23 f002 	lsr.w	r0, r3, r2
 8004bea:	bf18      	it	ne
 8004bec:	4240      	negne	r0, r0
 8004bee:	4770      	bx	lr
 8004bf0:	f04f 0000 	mov.w	r0, #0
 8004bf4:	4770      	bx	lr
 8004bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8004bfa:	d105      	bne.n	8004c08 <__aeabi_d2iz+0x48>
 8004bfc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8004c00:	bf08      	it	eq
 8004c02:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8004c06:	4770      	bx	lr
 8004c08:	f04f 0000 	mov.w	r0, #0
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop

08004c10 <__aeabi_d2f>:
 8004c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004c14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8004c18:	bf24      	itt	cs
 8004c1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8004c1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8004c22:	d90d      	bls.n	8004c40 <__aeabi_d2f+0x30>
 8004c24:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8004c28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8004c2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8004c30:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004c34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8004c38:	bf08      	it	eq
 8004c3a:	f020 0001 	biceq.w	r0, r0, #1
 8004c3e:	4770      	bx	lr
 8004c40:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8004c44:	d121      	bne.n	8004c8a <__aeabi_d2f+0x7a>
 8004c46:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8004c4a:	bfbc      	itt	lt
 8004c4c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8004c50:	4770      	bxlt	lr
 8004c52:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8004c56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004c5a:	f1c2 0218 	rsb	r2, r2, #24
 8004c5e:	f1c2 0c20 	rsb	ip, r2, #32
 8004c62:	fa10 f30c 	lsls.w	r3, r0, ip
 8004c66:	fa20 f002 	lsr.w	r0, r0, r2
 8004c6a:	bf18      	it	ne
 8004c6c:	f040 0001 	orrne.w	r0, r0, #1
 8004c70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004c74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004c78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004c7c:	ea40 000c 	orr.w	r0, r0, ip
 8004c80:	fa23 f302 	lsr.w	r3, r3, r2
 8004c84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004c88:	e7cc      	b.n	8004c24 <__aeabi_d2f+0x14>
 8004c8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004c8e:	d107      	bne.n	8004ca0 <__aeabi_d2f+0x90>
 8004c90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8004c94:	bf1e      	ittt	ne
 8004c96:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8004c9a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8004c9e:	4770      	bxne	lr
 8004ca0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8004ca4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8004ca8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop

08004cb0 <__aeabi_frsub>:
 8004cb0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8004cb4:	e002      	b.n	8004cbc <__addsf3>
 8004cb6:	bf00      	nop

08004cb8 <__aeabi_fsub>:
 8004cb8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08004cbc <__addsf3>:
 8004cbc:	0042      	lsls	r2, r0, #1
 8004cbe:	bf1f      	itttt	ne
 8004cc0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8004cc4:	ea92 0f03 	teqne	r2, r3
 8004cc8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8004ccc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8004cd0:	d06a      	beq.n	8004da8 <__addsf3+0xec>
 8004cd2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8004cd6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8004cda:	bfc1      	itttt	gt
 8004cdc:	18d2      	addgt	r2, r2, r3
 8004cde:	4041      	eorgt	r1, r0
 8004ce0:	4048      	eorgt	r0, r1
 8004ce2:	4041      	eorgt	r1, r0
 8004ce4:	bfb8      	it	lt
 8004ce6:	425b      	neglt	r3, r3
 8004ce8:	2b19      	cmp	r3, #25
 8004cea:	bf88      	it	hi
 8004cec:	4770      	bxhi	lr
 8004cee:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8004cf2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004cf6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8004cfa:	bf18      	it	ne
 8004cfc:	4240      	negne	r0, r0
 8004cfe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8004d02:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8004d06:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8004d0a:	bf18      	it	ne
 8004d0c:	4249      	negne	r1, r1
 8004d0e:	ea92 0f03 	teq	r2, r3
 8004d12:	d03f      	beq.n	8004d94 <__addsf3+0xd8>
 8004d14:	f1a2 0201 	sub.w	r2, r2, #1
 8004d18:	fa41 fc03 	asr.w	ip, r1, r3
 8004d1c:	eb10 000c 	adds.w	r0, r0, ip
 8004d20:	f1c3 0320 	rsb	r3, r3, #32
 8004d24:	fa01 f103 	lsl.w	r1, r1, r3
 8004d28:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8004d2c:	d502      	bpl.n	8004d34 <__addsf3+0x78>
 8004d2e:	4249      	negs	r1, r1
 8004d30:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8004d34:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8004d38:	d313      	bcc.n	8004d62 <__addsf3+0xa6>
 8004d3a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8004d3e:	d306      	bcc.n	8004d4e <__addsf3+0x92>
 8004d40:	0840      	lsrs	r0, r0, #1
 8004d42:	ea4f 0131 	mov.w	r1, r1, rrx
 8004d46:	f102 0201 	add.w	r2, r2, #1
 8004d4a:	2afe      	cmp	r2, #254	@ 0xfe
 8004d4c:	d251      	bcs.n	8004df2 <__addsf3+0x136>
 8004d4e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8004d52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8004d56:	bf08      	it	eq
 8004d58:	f020 0001 	biceq.w	r0, r0, #1
 8004d5c:	ea40 0003 	orr.w	r0, r0, r3
 8004d60:	4770      	bx	lr
 8004d62:	0049      	lsls	r1, r1, #1
 8004d64:	eb40 0000 	adc.w	r0, r0, r0
 8004d68:	3a01      	subs	r2, #1
 8004d6a:	bf28      	it	cs
 8004d6c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8004d70:	d2ed      	bcs.n	8004d4e <__addsf3+0x92>
 8004d72:	fab0 fc80 	clz	ip, r0
 8004d76:	f1ac 0c08 	sub.w	ip, ip, #8
 8004d7a:	ebb2 020c 	subs.w	r2, r2, ip
 8004d7e:	fa00 f00c 	lsl.w	r0, r0, ip
 8004d82:	bfaa      	itet	ge
 8004d84:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8004d88:	4252      	neglt	r2, r2
 8004d8a:	4318      	orrge	r0, r3
 8004d8c:	bfbc      	itt	lt
 8004d8e:	40d0      	lsrlt	r0, r2
 8004d90:	4318      	orrlt	r0, r3
 8004d92:	4770      	bx	lr
 8004d94:	f092 0f00 	teq	r2, #0
 8004d98:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8004d9c:	bf06      	itte	eq
 8004d9e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8004da2:	3201      	addeq	r2, #1
 8004da4:	3b01      	subne	r3, #1
 8004da6:	e7b5      	b.n	8004d14 <__addsf3+0x58>
 8004da8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8004dac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8004db0:	bf18      	it	ne
 8004db2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8004db6:	d021      	beq.n	8004dfc <__addsf3+0x140>
 8004db8:	ea92 0f03 	teq	r2, r3
 8004dbc:	d004      	beq.n	8004dc8 <__addsf3+0x10c>
 8004dbe:	f092 0f00 	teq	r2, #0
 8004dc2:	bf08      	it	eq
 8004dc4:	4608      	moveq	r0, r1
 8004dc6:	4770      	bx	lr
 8004dc8:	ea90 0f01 	teq	r0, r1
 8004dcc:	bf1c      	itt	ne
 8004dce:	2000      	movne	r0, #0
 8004dd0:	4770      	bxne	lr
 8004dd2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8004dd6:	d104      	bne.n	8004de2 <__addsf3+0x126>
 8004dd8:	0040      	lsls	r0, r0, #1
 8004dda:	bf28      	it	cs
 8004ddc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8004de0:	4770      	bx	lr
 8004de2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8004de6:	bf3c      	itt	cc
 8004de8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8004dec:	4770      	bxcc	lr
 8004dee:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8004df2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8004df6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004dfa:	4770      	bx	lr
 8004dfc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8004e00:	bf16      	itet	ne
 8004e02:	4608      	movne	r0, r1
 8004e04:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8004e08:	4601      	movne	r1, r0
 8004e0a:	0242      	lsls	r2, r0, #9
 8004e0c:	bf06      	itte	eq
 8004e0e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8004e12:	ea90 0f01 	teqeq	r0, r1
 8004e16:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8004e1a:	4770      	bx	lr

08004e1c <__aeabi_ui2f>:
 8004e1c:	f04f 0300 	mov.w	r3, #0
 8004e20:	e004      	b.n	8004e2c <__aeabi_i2f+0x8>
 8004e22:	bf00      	nop

08004e24 <__aeabi_i2f>:
 8004e24:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8004e28:	bf48      	it	mi
 8004e2a:	4240      	negmi	r0, r0
 8004e2c:	ea5f 0c00 	movs.w	ip, r0
 8004e30:	bf08      	it	eq
 8004e32:	4770      	bxeq	lr
 8004e34:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8004e38:	4601      	mov	r1, r0
 8004e3a:	f04f 0000 	mov.w	r0, #0
 8004e3e:	e01c      	b.n	8004e7a <__aeabi_l2f+0x2a>

08004e40 <__aeabi_ul2f>:
 8004e40:	ea50 0201 	orrs.w	r2, r0, r1
 8004e44:	bf08      	it	eq
 8004e46:	4770      	bxeq	lr
 8004e48:	f04f 0300 	mov.w	r3, #0
 8004e4c:	e00a      	b.n	8004e64 <__aeabi_l2f+0x14>
 8004e4e:	bf00      	nop

08004e50 <__aeabi_l2f>:
 8004e50:	ea50 0201 	orrs.w	r2, r0, r1
 8004e54:	bf08      	it	eq
 8004e56:	4770      	bxeq	lr
 8004e58:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8004e5c:	d502      	bpl.n	8004e64 <__aeabi_l2f+0x14>
 8004e5e:	4240      	negs	r0, r0
 8004e60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004e64:	ea5f 0c01 	movs.w	ip, r1
 8004e68:	bf02      	ittt	eq
 8004e6a:	4684      	moveq	ip, r0
 8004e6c:	4601      	moveq	r1, r0
 8004e6e:	2000      	moveq	r0, #0
 8004e70:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8004e74:	bf08      	it	eq
 8004e76:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8004e7a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8004e7e:	fabc f28c 	clz	r2, ip
 8004e82:	3a08      	subs	r2, #8
 8004e84:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8004e88:	db10      	blt.n	8004eac <__aeabi_l2f+0x5c>
 8004e8a:	fa01 fc02 	lsl.w	ip, r1, r2
 8004e8e:	4463      	add	r3, ip
 8004e90:	fa00 fc02 	lsl.w	ip, r0, r2
 8004e94:	f1c2 0220 	rsb	r2, r2, #32
 8004e98:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8004e9c:	fa20 f202 	lsr.w	r2, r0, r2
 8004ea0:	eb43 0002 	adc.w	r0, r3, r2
 8004ea4:	bf08      	it	eq
 8004ea6:	f020 0001 	biceq.w	r0, r0, #1
 8004eaa:	4770      	bx	lr
 8004eac:	f102 0220 	add.w	r2, r2, #32
 8004eb0:	fa01 fc02 	lsl.w	ip, r1, r2
 8004eb4:	f1c2 0220 	rsb	r2, r2, #32
 8004eb8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8004ebc:	fa21 f202 	lsr.w	r2, r1, r2
 8004ec0:	eb43 0002 	adc.w	r0, r3, r2
 8004ec4:	bf08      	it	eq
 8004ec6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8004eca:	4770      	bx	lr

08004ecc <__gesf2>:
 8004ecc:	f04f 3cff 	mov.w	ip, #4294967295
 8004ed0:	e006      	b.n	8004ee0 <__cmpsf2+0x4>
 8004ed2:	bf00      	nop

08004ed4 <__lesf2>:
 8004ed4:	f04f 0c01 	mov.w	ip, #1
 8004ed8:	e002      	b.n	8004ee0 <__cmpsf2+0x4>
 8004eda:	bf00      	nop

08004edc <__cmpsf2>:
 8004edc:	f04f 0c01 	mov.w	ip, #1
 8004ee0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004ee4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8004ee8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8004eec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8004ef0:	bf18      	it	ne
 8004ef2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8004ef6:	d011      	beq.n	8004f1c <__cmpsf2+0x40>
 8004ef8:	b001      	add	sp, #4
 8004efa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8004efe:	bf18      	it	ne
 8004f00:	ea90 0f01 	teqne	r0, r1
 8004f04:	bf58      	it	pl
 8004f06:	ebb2 0003 	subspl.w	r0, r2, r3
 8004f0a:	bf88      	it	hi
 8004f0c:	17c8      	asrhi	r0, r1, #31
 8004f0e:	bf38      	it	cc
 8004f10:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8004f14:	bf18      	it	ne
 8004f16:	f040 0001 	orrne.w	r0, r0, #1
 8004f1a:	4770      	bx	lr
 8004f1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8004f20:	d102      	bne.n	8004f28 <__cmpsf2+0x4c>
 8004f22:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8004f26:	d105      	bne.n	8004f34 <__cmpsf2+0x58>
 8004f28:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8004f2c:	d1e4      	bne.n	8004ef8 <__cmpsf2+0x1c>
 8004f2e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8004f32:	d0e1      	beq.n	8004ef8 <__cmpsf2+0x1c>
 8004f34:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop

08004f3c <__aeabi_cfrcmple>:
 8004f3c:	4684      	mov	ip, r0
 8004f3e:	4608      	mov	r0, r1
 8004f40:	4661      	mov	r1, ip
 8004f42:	e7ff      	b.n	8004f44 <__aeabi_cfcmpeq>

08004f44 <__aeabi_cfcmpeq>:
 8004f44:	b50f      	push	{r0, r1, r2, r3, lr}
 8004f46:	f7ff ffc9 	bl	8004edc <__cmpsf2>
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	bf48      	it	mi
 8004f4e:	f110 0f00 	cmnmi.w	r0, #0
 8004f52:	bd0f      	pop	{r0, r1, r2, r3, pc}

08004f54 <__aeabi_fcmpeq>:
 8004f54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004f58:	f7ff fff4 	bl	8004f44 <__aeabi_cfcmpeq>
 8004f5c:	bf0c      	ite	eq
 8004f5e:	2001      	moveq	r0, #1
 8004f60:	2000      	movne	r0, #0
 8004f62:	f85d fb08 	ldr.w	pc, [sp], #8
 8004f66:	bf00      	nop

08004f68 <__aeabi_fcmplt>:
 8004f68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004f6c:	f7ff ffea 	bl	8004f44 <__aeabi_cfcmpeq>
 8004f70:	bf34      	ite	cc
 8004f72:	2001      	movcc	r0, #1
 8004f74:	2000      	movcs	r0, #0
 8004f76:	f85d fb08 	ldr.w	pc, [sp], #8
 8004f7a:	bf00      	nop

08004f7c <__aeabi_fcmple>:
 8004f7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004f80:	f7ff ffe0 	bl	8004f44 <__aeabi_cfcmpeq>
 8004f84:	bf94      	ite	ls
 8004f86:	2001      	movls	r0, #1
 8004f88:	2000      	movhi	r0, #0
 8004f8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8004f8e:	bf00      	nop

08004f90 <__aeabi_fcmpge>:
 8004f90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004f94:	f7ff ffd2 	bl	8004f3c <__aeabi_cfrcmple>
 8004f98:	bf94      	ite	ls
 8004f9a:	2001      	movls	r0, #1
 8004f9c:	2000      	movhi	r0, #0
 8004f9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8004fa2:	bf00      	nop

08004fa4 <__aeabi_fcmpgt>:
 8004fa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004fa8:	f7ff ffc8 	bl	8004f3c <__aeabi_cfrcmple>
 8004fac:	bf34      	ite	cc
 8004fae:	2001      	movcc	r0, #1
 8004fb0:	2000      	movcs	r0, #0
 8004fb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8004fb6:	bf00      	nop

08004fb8 <__aeabi_f2iz>:
 8004fb8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8004fbc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8004fc0:	d30f      	bcc.n	8004fe2 <__aeabi_f2iz+0x2a>
 8004fc2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8004fc6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8004fca:	d90d      	bls.n	8004fe8 <__aeabi_f2iz+0x30>
 8004fcc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8004fd0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004fd4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8004fd8:	fa23 f002 	lsr.w	r0, r3, r2
 8004fdc:	bf18      	it	ne
 8004fde:	4240      	negne	r0, r0
 8004fe0:	4770      	bx	lr
 8004fe2:	f04f 0000 	mov.w	r0, #0
 8004fe6:	4770      	bx	lr
 8004fe8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8004fec:	d101      	bne.n	8004ff2 <__aeabi_f2iz+0x3a>
 8004fee:	0242      	lsls	r2, r0, #9
 8004ff0:	d105      	bne.n	8004ffe <__aeabi_f2iz+0x46>
 8004ff2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8004ff6:	bf08      	it	eq
 8004ff8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8004ffc:	4770      	bx	lr
 8004ffe:	f04f 0000 	mov.w	r0, #0
 8005002:	4770      	bx	lr

08005004 <__aeabi_f2uiz>:
 8005004:	0042      	lsls	r2, r0, #1
 8005006:	d20e      	bcs.n	8005026 <__aeabi_f2uiz+0x22>
 8005008:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800500c:	d30b      	bcc.n	8005026 <__aeabi_f2uiz+0x22>
 800500e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8005012:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8005016:	d409      	bmi.n	800502c <__aeabi_f2uiz+0x28>
 8005018:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800501c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005020:	fa23 f002 	lsr.w	r0, r3, r2
 8005024:	4770      	bx	lr
 8005026:	f04f 0000 	mov.w	r0, #0
 800502a:	4770      	bx	lr
 800502c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8005030:	d101      	bne.n	8005036 <__aeabi_f2uiz+0x32>
 8005032:	0242      	lsls	r2, r0, #9
 8005034:	d102      	bne.n	800503c <__aeabi_f2uiz+0x38>
 8005036:	f04f 30ff 	mov.w	r0, #4294967295
 800503a:	4770      	bx	lr
 800503c:	f04f 0000 	mov.w	r0, #0
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop

08005044 <exit_sleep_mode>:
 *
 * @return    none
 *
 */
static void exit_sleep_mode(can_regdef_t* p_can)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
	p_can->MCR &= ~(1 << SLEEP_REQUEST_BIT_POS);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f023 0202 	bic.w	r2, r3, #2
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	601a      	str	r2, [r3, #0]
	while((p_can->MSR & (1 << SLEEP_ACK_BIT_POSITION)));
 8005058:	bf00      	nop
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1f9      	bne.n	800505a <exit_sleep_mode+0x16>
}
 8005066:	bf00      	nop
 8005068:	bf00      	nop
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	bc80      	pop	{r7}
 8005070:	4770      	bx	lr

08005072 <exit_init_mode>:
 *
 * @return    none
 *
 */
static void exit_init_mode(can_regdef_t* p_can)
{
 8005072:	b480      	push	{r7}
 8005074:	b083      	sub	sp, #12
 8005076:	af00      	add	r7, sp, #0
 8005078:	6078      	str	r0, [r7, #4]
	p_can->MCR &= ~(1 << INIT_REQUEST_BIT_POS);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f023 0201 	bic.w	r2, r3, #1
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	601a      	str	r2, [r3, #0]
	while((p_can->MSR & (1 << INIT_ACK_BIT_POSITION)));
 8005086:	bf00      	nop
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b00      	cmp	r3, #0
 8005092:	d1f9      	bne.n	8005088 <exit_init_mode+0x16>
}
 8005094:	bf00      	nop
 8005096:	bf00      	nop
 8005098:	370c      	adds	r7, #12
 800509a:	46bd      	mov	sp, r7
 800509c:	bc80      	pop	{r7}
 800509e:	4770      	bx	lr

080050a0 <error_interrupt_en_di>:
 * @param[in]  EN OR DI
 *
 * @return    none
 */
static void error_interrupt_en_di(can_regdef_t* p_can,uint8_t en_di)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	460b      	mov	r3, r1
 80050aa:	70fb      	strb	r3, [r7, #3]
	if (en_di == ERROR_INTERRUPT_EN)
 80050ac:	78fb      	ldrb	r3, [r7, #3]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d106      	bne.n	80050c0 <error_interrupt_en_di+0x20>
	{
		p_can->IER |= (1 << ERROR_INTERRUPT_BIT_POS);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	615a      	str	r2, [r3, #20]
	}
	else if(en_di == ERROR_INTERRUPT_DI)
	{
		p_can->IER &= ~(1 << ERROR_INTERRUPT_BIT_POS);
	}
}
 80050be:	e008      	b.n	80050d2 <error_interrupt_en_di+0x32>
	else if(en_di == ERROR_INTERRUPT_DI)
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d105      	bne.n	80050d2 <error_interrupt_en_di+0x32>
		p_can->IER &= ~(1 << ERROR_INTERRUPT_BIT_POS);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	615a      	str	r2, [r3, #20]
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bc80      	pop	{r7}
 80050da:	4770      	bx	lr

080050dc <no_art_en_di>:
 *
 * @return    none
 *
 */
static void no_art_en_di(can_regdef_t* p_can,uint8_t en_di)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	460b      	mov	r3, r1
 80050e6:	70fb      	strb	r3, [r7, #3]
	if (en_di == NO_AUTOMATIC_RE_TRANSMISSION_EN)
 80050e8:	78fb      	ldrb	r3, [r7, #3]
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d106      	bne.n	80050fc <no_art_en_di+0x20>
	{
		p_can->MCR |= (1 << NO_AUTOMATIC_RE_TRANSMISSION_BIT_POS);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f043 0210 	orr.w	r2, r3, #16
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	601a      	str	r2, [r3, #0]
	}
	else if(en_di == NO_AUTOMATIC_RE_TRANSMISSION_DI)
	{
		p_can->MCR &= ~(1 << NO_AUTOMATIC_RE_TRANSMISSION_BIT_POS);
	}
}
 80050fa:	e008      	b.n	800510e <no_art_en_di+0x32>
	else if(en_di == NO_AUTOMATIC_RE_TRANSMISSION_DI)
 80050fc:	78fb      	ldrb	r3, [r7, #3]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d105      	bne.n	800510e <no_art_en_di+0x32>
		p_can->MCR &= ~(1 << NO_AUTOMATIC_RE_TRANSMISSION_BIT_POS);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f023 0210 	bic.w	r2, r3, #16
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	601a      	str	r2, [r3, #0]
}
 800510e:	bf00      	nop
 8005110:	370c      	adds	r7, #12
 8005112:	46bd      	mov	sp, r7
 8005114:	bc80      	pop	{r7}
 8005116:	4770      	bx	lr

08005118 <check_for_data>:
 *
 * @return FIFO Number
 *
 */
static uint8_t check_for_data(can_regdef_t* p_can)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
	if ( (p_can->RFxR[0] & 0x3) != 0x0)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f003 0303 	and.w	r3, r3, #3
 8005128:	2b00      	cmp	r3, #0
 800512a:	d001      	beq.n	8005130 <check_for_data+0x18>
	{
		return FIFO_0_MESSAGE_PENDING;
 800512c:	2300      	movs	r3, #0
 800512e:	e008      	b.n	8005142 <check_for_data+0x2a>
	}
	else if ( (p_can->RFxR[1] & 0x3) != 0x0)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	f003 0303 	and.w	r3, r3, #3
 8005138:	2b00      	cmp	r3, #0
 800513a:	d001      	beq.n	8005140 <check_for_data+0x28>
	{
		return FIFO_1_MESSAGE_PENDING;
 800513c:	2301      	movs	r3, #1
 800513e:	e000      	b.n	8005142 <check_for_data+0x2a>
	}
	else
	{
		return FIFO_NO_MESSAGE_PENDING;
 8005140:	23ff      	movs	r3, #255	@ 0xff
	}
}
 8005142:	4618      	mov	r0, r3
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	bc80      	pop	{r7}
 800514a:	4770      	bx	lr

0800514c <read_rtr>:
 *
 * @return void
 *
 */
static void read_rtr(can_regdef_t* p_can,uint8_t fifo_index)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	460b      	mov	r3, r1
 8005156:	70fb      	strb	r3, [r7, #3]
	can_rx.rtr = ((p_can->can_rx_mailbox[fifo_index].RIxR >> 1) & 0x01);
 8005158:	78fb      	ldrb	r3, [r7, #3]
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	331b      	adds	r3, #27
 800515e:	011b      	lsls	r3, r3, #4
 8005160:	4413      	add	r3, r2
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	085b      	lsrs	r3, r3, #1
 8005166:	b2db      	uxtb	r3, r3
 8005168:	f003 0301 	and.w	r3, r3, #1
 800516c:	b2da      	uxtb	r2, r3
 800516e:	4b03      	ldr	r3, [pc, #12]	@ (800517c <read_rtr+0x30>)
 8005170:	705a      	strb	r2, [r3, #1]
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	bc80      	pop	{r7}
 800517a:	4770      	bx	lr
 800517c:	200002a8 	.word	0x200002a8

08005180 <read_ide>:
 * @param[in] FIFO number (FIFO index)
 * @return void
 *
 */
static void read_ide(can_regdef_t* p_can,uint8_t fifo_index)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	460b      	mov	r3, r1
 800518a:	70fb      	strb	r3, [r7, #3]
	can_rx.ide = ((p_can->can_rx_mailbox[fifo_index].RIxR >> 1) & 0x02);
 800518c:	78fb      	ldrb	r3, [r7, #3]
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	331b      	adds	r3, #27
 8005192:	011b      	lsls	r3, r3, #4
 8005194:	4413      	add	r3, r2
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	085b      	lsrs	r3, r3, #1
 800519a:	b2db      	uxtb	r3, r3
 800519c:	f003 0302 	and.w	r3, r3, #2
 80051a0:	b2da      	uxtb	r2, r3
 80051a2:	4b03      	ldr	r3, [pc, #12]	@ (80051b0 <read_ide+0x30>)
 80051a4:	701a      	strb	r2, [r3, #0]
}
 80051a6:	bf00      	nop
 80051a8:	370c      	adds	r7, #12
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bc80      	pop	{r7}
 80051ae:	4770      	bx	lr
 80051b0:	200002a8 	.word	0x200002a8

080051b4 <read_id>:
 * @param[in] FIFO number (FIFO index)
 *
 * @return void
 */
static void read_id(can_regdef_t* p_can,uint8_t fifo_index)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	460b      	mov	r3, r1
 80051be:	70fb      	strb	r3, [r7, #3]
	if (can_rx.ide == STANDARD_FRAME)
 80051c0:	4b0f      	ldr	r3, [pc, #60]	@ (8005200 <read_id+0x4c>)
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d109      	bne.n	80051dc <read_id+0x28>
	{
		can_rx.id = (( p_can->can_rx_mailbox[fifo_index].RIxR >> 21) & 0x7FF);
 80051c8:	78fb      	ldrb	r3, [r7, #3]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	331b      	adds	r3, #27
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	4413      	add	r3, r2
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	0d5b      	lsrs	r3, r3, #21
 80051d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005200 <read_id+0x4c>)
 80051d8:	6093      	str	r3, [r2, #8]
	}
	else if (can_rx.ide == EXTENDED_FRAME)
	{
		can_rx.id = (( p_can->can_rx_mailbox[fifo_index].RIxR >> 3) & 0x1FFFFFFF);
	}
}
 80051da:	e00c      	b.n	80051f6 <read_id+0x42>
	else if (can_rx.ide == EXTENDED_FRAME)
 80051dc:	4b08      	ldr	r3, [pc, #32]	@ (8005200 <read_id+0x4c>)
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d108      	bne.n	80051f6 <read_id+0x42>
		can_rx.id = (( p_can->can_rx_mailbox[fifo_index].RIxR >> 3) & 0x1FFFFFFF);
 80051e4:	78fb      	ldrb	r3, [r7, #3]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	331b      	adds	r3, #27
 80051ea:	011b      	lsls	r3, r3, #4
 80051ec:	4413      	add	r3, r2
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	08db      	lsrs	r3, r3, #3
 80051f2:	4a03      	ldr	r2, [pc, #12]	@ (8005200 <read_id+0x4c>)
 80051f4:	6093      	str	r3, [r2, #8]
}
 80051f6:	bf00      	nop
 80051f8:	370c      	adds	r7, #12
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bc80      	pop	{r7}
 80051fe:	4770      	bx	lr
 8005200:	200002a8 	.word	0x200002a8

08005204 <read_length>:
 * @param[in] FIFO number (FIFO index)
 *
 * @return void
 */
static void read_length(can_regdef_t* p_can,uint8_t fifo_index)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	460b      	mov	r3, r1
 800520e:	70fb      	strb	r3, [r7, #3]
	can_rx.length = (p_can->can_rx_mailbox[fifo_index].RDTxR & 0xF);
 8005210:	78fb      	ldrb	r3, [r7, #3]
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	331b      	adds	r3, #27
 8005216:	011b      	lsls	r3, r3, #4
 8005218:	4413      	add	r3, r2
 800521a:	3304      	adds	r3, #4
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	b2db      	uxtb	r3, r3
 8005220:	f003 030f 	and.w	r3, r3, #15
 8005224:	b2da      	uxtb	r2, r3
 8005226:	4b03      	ldr	r3, [pc, #12]	@ (8005234 <read_length+0x30>)
 8005228:	711a      	strb	r2, [r3, #4]
}
 800522a:	bf00      	nop
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	bc80      	pop	{r7}
 8005232:	4770      	bx	lr
 8005234:	200002a8 	.word	0x200002a8

08005238 <read_time_stamp>:
 * @param[in] FIFO number (FIFO index)
 *
 * @return void
 */
static void read_time_stamp(can_regdef_t* p_can,uint8_t fifo_index)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	460b      	mov	r3, r1
 8005242:	70fb      	strb	r3, [r7, #3]
	can_rx.time = (( p_can->can_rx_mailbox[fifo_index].RDTxR >> 16) & 0xFFFF);
 8005244:	78fb      	ldrb	r3, [r7, #3]
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	331b      	adds	r3, #27
 800524a:	011b      	lsls	r3, r3, #4
 800524c:	4413      	add	r3, r2
 800524e:	3304      	adds	r3, #4
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	0c1b      	lsrs	r3, r3, #16
 8005254:	b29a      	uxth	r2, r3
 8005256:	4b03      	ldr	r3, [pc, #12]	@ (8005264 <read_time_stamp+0x2c>)
 8005258:	805a      	strh	r2, [r3, #2]
}
 800525a:	bf00      	nop
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	bc80      	pop	{r7}
 8005262:	4770      	bx	lr
 8005264:	200002a8 	.word	0x200002a8

08005268 <read_filter_match_index>:
 * @param[in] FIFO number (FIFO index)
 *
 * @return void
 */
static void read_filter_match_index(can_regdef_t* p_can,uint8_t fifo_index)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	460b      	mov	r3, r1
 8005272:	70fb      	strb	r3, [r7, #3]
	can_rx.filter_match_index = (( p_can->can_rx_mailbox[fifo_index].RDTxR >> 8) & 0xFF);
 8005274:	78fb      	ldrb	r3, [r7, #3]
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	331b      	adds	r3, #27
 800527a:	011b      	lsls	r3, r3, #4
 800527c:	4413      	add	r3, r2
 800527e:	3304      	adds	r3, #4
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	0a1b      	lsrs	r3, r3, #8
 8005284:	b2da      	uxtb	r2, r3
 8005286:	4b03      	ldr	r3, [pc, #12]	@ (8005294 <read_filter_match_index+0x2c>)
 8005288:	715a      	strb	r2, [r3, #5]
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	bc80      	pop	{r7}
 8005292:	4770      	bx	lr
 8005294:	200002a8 	.word	0x200002a8

08005298 <read_data>:
 * @return void
 *
 */

static void read_data(can_regdef_t* p_can,uint8_t fifo_index)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	460b      	mov	r3, r1
 80052a2:	70fb      	strb	r3, [r7, #3]
	can_rx.data_32[0] = p_can->can_rx_mailbox[fifo_index].RDLxR;
 80052a4:	78fb      	ldrb	r3, [r7, #3]
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	011b      	lsls	r3, r3, #4
 80052aa:	4413      	add	r3, r2
 80052ac:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a08      	ldr	r2, [pc, #32]	@ (80052d4 <read_data+0x3c>)
 80052b4:	60d3      	str	r3, [r2, #12]
	can_rx.data_32[1] = p_can->can_rx_mailbox[fifo_index].RDHxR;
 80052b6:	78fb      	ldrb	r3, [r7, #3]
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	011b      	lsls	r3, r3, #4
 80052bc:	4413      	add	r3, r2
 80052be:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a03      	ldr	r2, [pc, #12]	@ (80052d4 <read_data+0x3c>)
 80052c6:	6113      	str	r3, [r2, #16]
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bc80      	pop	{r7}
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	200002a8 	.word	0x200002a8

080052d8 <release_fifo>:
 *
 * @return void
 *
 */
static void release_fifo(can_regdef_t* p_can,uint8_t fifo_index)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	460b      	mov	r3, r1
 80052e2:	70fb      	strb	r3, [r7, #3]
	p_can->RFxR[fifo_index] |= (1 << RELEASE_FIFO_MAILBOX_BIT_POS);
 80052e4:	78fb      	ldrb	r3, [r7, #3]
 80052e6:	687a      	ldr	r2, [r7, #4]
 80052e8:	3302      	adds	r3, #2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4413      	add	r3, r2
 80052ee:	685a      	ldr	r2, [r3, #4]
 80052f0:	78fb      	ldrb	r3, [r7, #3]
 80052f2:	f042 0220 	orr.w	r2, r2, #32
 80052f6:	6879      	ldr	r1, [r7, #4]
 80052f8:	3302      	adds	r3, #2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	440b      	add	r3, r1
 80052fe:	605a      	str	r2, [r3, #4]
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr
	...

0800530c <hal_can_init>:
 * @param[in]  global configuration structure.
 *
 * @return    none
 */
uint8_t hal_can_init(can_config_t* can_config)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
	can_config->no_automatic_retransmission_en_di = NO_AUTOMATIC_RE_TRANSMISSION_DI;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	701a      	strb	r2, [r3, #0]
	can_config->error_interrupt_en_di = ERROR_INTERRUPT_DI;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	721a      	strb	r2, [r3, #8]
	can_config->test_mode = LOOPBACK_TEST_MODE_EN;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2203      	movs	r2, #3
 8005324:	725a      	strb	r2, [r3, #9]
	can_config->tx_mailbox_empty_interrupt_en_di = TX_MAILBOX_EMPTY_INTERRUPT_DI;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2202      	movs	r2, #2
 800532a:	705a      	strb	r2, [r3, #1]
	can_config->fifo_0_message_pending_interrupt_en_di = FIFO_0_MESSAGE_PENDING_INTERRUPT_EN;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2205      	movs	r2, #5
 8005330:	709a      	strb	r2, [r3, #2]
	can_config->filter_index = FILTER_3;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2202      	movs	r2, #2
 8005336:	741a      	strb	r2, [r3, #16]
	can_config->filter_config[can_config->filter_index].id.id_16_bit_2[0] = 0x27;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	7c1b      	ldrb	r3, [r3, #16]
 800533c:	6879      	ldr	r1, [r7, #4]
 800533e:	1c5a      	adds	r2, r3, #1
 8005340:	4613      	mov	r3, r2
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	4413      	add	r3, r2
 8005346:	00db      	lsls	r3, r3, #3
 8005348:	440b      	add	r3, r1
 800534a:	3304      	adds	r3, #4
 800534c:	2227      	movs	r2, #39	@ 0x27
 800534e:	801a      	strh	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].id.id_16_bit_2[1] = 0x27;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	7c1b      	ldrb	r3, [r3, #16]
 8005354:	4619      	mov	r1, r3
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	440b      	add	r3, r1
 800535e:	00db      	lsls	r3, r3, #3
 8005360:	4413      	add	r3, r2
 8005362:	331e      	adds	r3, #30
 8005364:	2227      	movs	r2, #39	@ 0x27
 8005366:	801a      	strh	r2, [r3, #0]

	can_config->filter_config[can_config->filter_index].scale = SCALE_16_BIT;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	7c1b      	ldrb	r3, [r3, #16]
 800536c:	4619      	mov	r1, r3
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	460b      	mov	r3, r1
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	440b      	add	r3, r1
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	4413      	add	r3, r2
 800537a:	3314      	adds	r3, #20
 800537c:	2200      	movs	r2, #0
 800537e:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].mode = IDENTIFIER_MASK_MODE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	7c1b      	ldrb	r3, [r3, #16]
 8005384:	4619      	mov	r1, r3
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	460b      	mov	r3, r1
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	440b      	add	r3, r1
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	4413      	add	r3, r2
 8005392:	3315      	adds	r3, #21
 8005394:	2200      	movs	r2, #0
 8005396:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].filter_assign_to = FILTER_ASSIGN_TO_FIFO_0;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	7c1b      	ldrb	r3, [r3, #16]
 800539c:	4619      	mov	r1, r3
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	460b      	mov	r3, r1
 80053a2:	005b      	lsls	r3, r3, #1
 80053a4:	440b      	add	r3, r1
 80053a6:	00db      	lsls	r3, r3, #3
 80053a8:	4413      	add	r3, r2
 80053aa:	3316      	adds	r3, #22
 80053ac:	2200      	movs	r2, #0
 80053ae:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].ide = STANDARD_FRAME;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	7c1b      	ldrb	r3, [r3, #16]
 80053b4:	4619      	mov	r1, r3
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	460b      	mov	r3, r1
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	440b      	add	r3, r1
 80053be:	00db      	lsls	r3, r3, #3
 80053c0:	4413      	add	r3, r2
 80053c2:	3317      	adds	r3, #23
 80053c4:	2200      	movs	r2, #0
 80053c6:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].rtr = DATA_FRAME;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	7c1b      	ldrb	r3, [r3, #16]
 80053cc:	4619      	mov	r1, r3
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	460b      	mov	r3, r1
 80053d2:	005b      	lsls	r3, r3, #1
 80053d4:	440b      	add	r3, r1
 80053d6:	00db      	lsls	r3, r3, #3
 80053d8:	4413      	add	r3, r2
 80053da:	3318      	adds	r3, #24
 80053dc:	2200      	movs	r2, #0
 80053de:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].mask.mask_32_bit_2[0] = 0xFE000000;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	7c1b      	ldrb	r3, [r3, #16]
 80053e4:	4619      	mov	r1, r3
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	460b      	mov	r3, r1
 80053ea:	005b      	lsls	r3, r3, #1
 80053ec:	440b      	add	r3, r1
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	4413      	add	r3, r2
 80053f2:	3324      	adds	r3, #36	@ 0x24
 80053f4:	f04f 427e 	mov.w	r2, #4261412864	@ 0xfe000000
 80053f8:	601a      	str	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].mask.mask_32_bit_2[1] = 0xFE000000;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	7c1b      	ldrb	r3, [r3, #16]
 80053fe:	4619      	mov	r1, r3
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	460b      	mov	r3, r1
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	440b      	add	r3, r1
 8005408:	00db      	lsls	r3, r3, #3
 800540a:	4413      	add	r3, r2
 800540c:	3328      	adds	r3, #40	@ 0x28
 800540e:	f04f 427e 	mov.w	r2, #4261412864	@ 0xfe000000
 8005412:	601a      	str	r2, [r3, #0]
	can_init(CAN1,&can_configuration);
 8005414:	4904      	ldr	r1, [pc, #16]	@ (8005428 <hal_can_init+0x11c>)
 8005416:	4805      	ldr	r0, [pc, #20]	@ (800542c <hal_can_init+0x120>)
 8005418:	f000 f80a 	bl	8005430 <can_init>

}
 800541c:	bf00      	nop
 800541e:	4618      	mov	r0, r3
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	200002bc 	.word	0x200002bc
 800542c:	40006400 	.word	0x40006400

08005430 <can_init>:
 * @param[in]  global configuration structure.
 * @return    none
 *
 */
uint8_t can_init(can_regdef_t* p_can, can_config_t* can_config)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
	enter_init_mode(p_can);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fa90 	bl	8005960 <enter_init_mode>

	CAN1->MCR &= ~(1 << 16);
 8005440:	4b20      	ldr	r3, [pc, #128]	@ (80054c4 <can_init+0x94>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a1f      	ldr	r2, [pc, #124]	@ (80054c4 <can_init+0x94>)
 8005446:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800544a:	6013      	str	r3, [r2, #0]

	set_bit_timing(p_can,250000);
 800544c:	491e      	ldr	r1, [pc, #120]	@ (80054c8 <can_init+0x98>)
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 faa2 	bl	8005998 <set_bit_timing>

	set_test_mode(p_can,can_config->test_mode);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	7a5b      	ldrb	r3, [r3, #9]
 8005458:	4619      	mov	r1, r3
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 fa4d 	bl	80058fa <set_test_mode>

	error_interrupt_en_di(p_can,can_config->error_interrupt_en_di);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	7a1b      	ldrb	r3, [r3, #8]
 8005464:	4619      	mov	r1, r3
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f7ff fe1a 	bl	80050a0 <error_interrupt_en_di>

	no_art_en_di(p_can,can_config->no_automatic_retransmission_en_di);
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	4619      	mov	r1, r3
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7ff fe32 	bl	80050dc <no_art_en_di>

	interrupt_en_di(p_can,can_config->tx_mailbox_empty_interrupt_en_di);
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	785b      	ldrb	r3, [r3, #1]
 800547c:	4619      	mov	r1, r3
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 f832 	bl	80054e8 <interrupt_en_di>

	interrupt_en_di(p_can,can_config->fifo_0_message_pending_interrupt_en_di);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	789b      	ldrb	r3, [r3, #2]
 8005488:	4619      	mov	r1, r3
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 f82c 	bl	80054e8 <interrupt_en_di>

	filter_config(p_can,can_config->filter_index,&(can_config->filter_config[can_config->filter_index]));
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	7c19      	ldrb	r1, [r3, #16]
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	7c1b      	ldrb	r3, [r3, #16]
 8005498:	461a      	mov	r2, r3
 800549a:	4613      	mov	r3, r2
 800549c:	005b      	lsls	r3, r3, #1
 800549e:	4413      	add	r3, r2
 80054a0:	00db      	lsls	r3, r3, #3
 80054a2:	3310      	adds	r3, #16
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	4413      	add	r3, r2
 80054a8:	3304      	adds	r3, #4
 80054aa:	461a      	mov	r2, r3
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f000 f869 	bl	8005584 <filter_config>

	enter_normal_mode(p_can);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f80a 	bl	80054cc <enter_normal_mode>

}
 80054b8:	bf00      	nop
 80054ba:	4618      	mov	r0, r3
 80054bc:	3708      	adds	r7, #8
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	40006400 	.word	0x40006400
 80054c8:	0003d090 	.word	0x0003d090

080054cc <enter_normal_mode>:
 *
 * @return    none
 *
 */
void enter_normal_mode(can_regdef_t* p_can)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
	exit_init_mode(p_can);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff fdcc 	bl	8005072 <exit_init_mode>
	exit_sleep_mode(p_can);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f7ff fdb2 	bl	8005044 <exit_sleep_mode>
}
 80054e0:	bf00      	nop
 80054e2:	3708      	adds	r7, #8
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <interrupt_en_di>:
 *
 * @return    none
 *
 */
void interrupt_en_di(can_regdef_t* p_can,uint8_t en_di)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	460b      	mov	r3, r1
 80054f2:	70fb      	strb	r3, [r7, #3]
	if (en_di == TX_MAILBOX_EMPTY_INTERRUPT_EN)
 80054f4:	78fb      	ldrb	r3, [r7, #3]
 80054f6:	2b03      	cmp	r3, #3
 80054f8:	d109      	bne.n	800550e <interrupt_en_di+0x26>
	{
		p_can->IER |= (1 << TX_MAILBOX_EMPTY_INTERRUPT_BIT_POS);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	f043 0201 	orr.w	r2, r3, #1
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	615a      	str	r2, [r3, #20]
		nvic_en_irq(CAN1_TX_IRQn);
 8005506:	2013      	movs	r0, #19
 8005508:	f000 fe52 	bl	80061b0 <nvic_en_irq>
	}
	else if(en_di == FIFO_1_MESSAGE_PENDING_INTERRUPT_DI)
	{
		p_can->IER &= ~(1 << FIFO_1_MESSAGE_PENDING_INTERRUPT_BIT_POS);
	}
}
 800550c:	e036      	b.n	800557c <interrupt_en_di+0x94>
	else if(en_di == TX_MAILBOX_EMPTY_INTERRUPT_DI)
 800550e:	78fb      	ldrb	r3, [r7, #3]
 8005510:	2b02      	cmp	r3, #2
 8005512:	d106      	bne.n	8005522 <interrupt_en_di+0x3a>
		p_can->IER &= ~(1 << TX_MAILBOX_EMPTY_INTERRUPT_BIT_POS);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	f023 0201 	bic.w	r2, r3, #1
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	615a      	str	r2, [r3, #20]
}
 8005520:	e02c      	b.n	800557c <interrupt_en_di+0x94>
	else if (en_di == FIFO_0_MESSAGE_PENDING_INTERRUPT_EN)
 8005522:	78fb      	ldrb	r3, [r7, #3]
 8005524:	2b05      	cmp	r3, #5
 8005526:	d109      	bne.n	800553c <interrupt_en_di+0x54>
		p_can->IER |= (1 << FIFO_0_MESSAGE_PENDING_INTERRUPT_BIT_POS);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	695b      	ldr	r3, [r3, #20]
 800552c:	f043 0202 	orr.w	r2, r3, #2
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	615a      	str	r2, [r3, #20]
		nvic_en_irq(CAN1_RX_0_IRQn);
 8005534:	2014      	movs	r0, #20
 8005536:	f000 fe3b 	bl	80061b0 <nvic_en_irq>
}
 800553a:	e01f      	b.n	800557c <interrupt_en_di+0x94>
	else if(en_di == FIFO_0_MESSAGE_PENDING_INTERRUPT_DI)
 800553c:	78fb      	ldrb	r3, [r7, #3]
 800553e:	2b04      	cmp	r3, #4
 8005540:	d106      	bne.n	8005550 <interrupt_en_di+0x68>
		p_can->IER &= ~(1 << FIFO_0_MESSAGE_PENDING_INTERRUPT_BIT_POS);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	f023 0202 	bic.w	r2, r3, #2
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	615a      	str	r2, [r3, #20]
}
 800554e:	e015      	b.n	800557c <interrupt_en_di+0x94>
	else if (en_di == FIFO_1_MESSAGE_PENDING_INTERRUPT_EN)
 8005550:	78fb      	ldrb	r3, [r7, #3]
 8005552:	2b07      	cmp	r3, #7
 8005554:	d109      	bne.n	800556a <interrupt_en_di+0x82>
		p_can->IER |= (1 << FIFO_1_MESSAGE_PENDING_INTERRUPT_BIT_POS);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	f043 0210 	orr.w	r2, r3, #16
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	615a      	str	r2, [r3, #20]
		nvic_en_irq(CAN1_RX_1_IRQn);
 8005562:	2015      	movs	r0, #21
 8005564:	f000 fe24 	bl	80061b0 <nvic_en_irq>
}
 8005568:	e008      	b.n	800557c <interrupt_en_di+0x94>
	else if(en_di == FIFO_1_MESSAGE_PENDING_INTERRUPT_DI)
 800556a:	78fb      	ldrb	r3, [r7, #3]
 800556c:	2b06      	cmp	r3, #6
 800556e:	d105      	bne.n	800557c <interrupt_en_di+0x94>
		p_can->IER &= ~(1 << FIFO_1_MESSAGE_PENDING_INTERRUPT_BIT_POS);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	695b      	ldr	r3, [r3, #20]
 8005574:	f023 0210 	bic.w	r2, r3, #16
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	615a      	str	r2, [r3, #20]
}
 800557c:	bf00      	nop
 800557e:	3708      	adds	r7, #8
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <filter_config>:
 * @param[in]  filter configuration structure pointer.
 *
 * @return    none
 */
void filter_config(can_regdef_t* p_can,filter_index_e filter_number,filter_config_t* filter_configuration)
{
 8005584:	b480      	push	{r7}
 8005586:	b085      	sub	sp, #20
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	460b      	mov	r3, r1
 800558e:	607a      	str	r2, [r7, #4]
 8005590:	72fb      	strb	r3, [r7, #11]

	p_can->FMR |= (1 << FILTER_INIT_MODE_BIT_POS);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005598:	f043 0201 	orr.w	r2, r3, #1
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
	//mode
	if (filter_configuration->mode == IDENTIFIER_LIST_MODE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	785b      	ldrb	r3, [r3, #1]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d10b      	bne.n	80055c2 <filter_config+0x3e>
	{
		p_can->FM1R |= (1 << filter_number);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80055b0:	7afa      	ldrb	r2, [r7, #11]
 80055b2:	2101      	movs	r1, #1
 80055b4:	fa01 f202 	lsl.w	r2, r1, r2
 80055b8:	431a      	orrs	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80055c0:	e00f      	b.n	80055e2 <filter_config+0x5e>
	}
	else if (filter_configuration->mode == IDENTIFIER_MASK_MODE)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	785b      	ldrb	r3, [r3, #1]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10b      	bne.n	80055e2 <filter_config+0x5e>
	{
		p_can->FM1R &= ~(1 << filter_number);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80055d0:	7afa      	ldrb	r2, [r7, #11]
 80055d2:	2101      	movs	r1, #1
 80055d4:	fa01 f202 	lsl.w	r2, r1, r2
 80055d8:	43d2      	mvns	r2, r2
 80055da:	401a      	ands	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	}

	//scale
	if (filter_configuration->scale == SCALE_32_BIT)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d10b      	bne.n	8005602 <filter_config+0x7e>
	{
		p_can->FS1R |= (1 << filter_number);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80055f0:	7afa      	ldrb	r2, [r7, #11]
 80055f2:	2101      	movs	r1, #1
 80055f4:	fa01 f202 	lsl.w	r2, r1, r2
 80055f8:	431a      	orrs	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
 8005600:	e00e      	b.n	8005620 <filter_config+0x9c>
	}
	else if (filter_configuration->scale == SCALE_32_BIT)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d10a      	bne.n	8005620 <filter_config+0x9c>
	{
		p_can->FS1R |= (1 << filter_number);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8005610:	7afa      	ldrb	r2, [r7, #11]
 8005612:	2101      	movs	r1, #1
 8005614:	fa01 f202 	lsl.w	r2, r1, r2
 8005618:	431a      	orrs	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	}

	//filter assignement to FIFO
	if (filter_configuration->filter_assign_to == FILTER_ASSIGN_TO_FIFO_1)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	789b      	ldrb	r3, [r3, #2]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d10b      	bne.n	8005640 <filter_config+0xbc>
	{
		p_can->FFA1R |= (1 << filter_number);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800562e:	7afa      	ldrb	r2, [r7, #11]
 8005630:	2101      	movs	r1, #1
 8005632:	fa01 f202 	lsl.w	r2, r1, r2
 8005636:	431a      	orrs	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800563e:	e00f      	b.n	8005660 <filter_config+0xdc>
	}
	else if (filter_configuration->filter_assign_to == FILTER_ASSIGN_TO_FIFO_0)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	789b      	ldrb	r3, [r3, #2]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10b      	bne.n	8005660 <filter_config+0xdc>
	{
		p_can->FFA1R &= ~(1 << filter_number);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800564e:	7afa      	ldrb	r2, [r7, #11]
 8005650:	2101      	movs	r1, #1
 8005652:	fa01 f202 	lsl.w	r2, r1, r2
 8005656:	43d2      	mvns	r2, r2
 8005658:	401a      	ands	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	}


	if (filter_configuration->scale == SCALE_32_BIT && filter_configuration->mode == IDENTIFIER_LIST_MODE)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d158      	bne.n	800571a <filter_config+0x196>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	785b      	ldrb	r3, [r3, #1]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d154      	bne.n	800571a <filter_config+0x196>
	{
		// condition for standard and extented frame
		if(filter_configuration->ide == STANDARD_FRAME)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	78db      	ldrb	r3, [r3, #3]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d125      	bne.n	80056c4 <filter_config+0x140>
		{
			p_can->FxRi[filter_number*2].u32 = filter_configuration->id.id_32_bit_2[0] << 21 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	055a      	lsls	r2, r3, #21
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	78db      	ldrb	r3, [r3, #3]
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	ea42 0103 	orr.w	r1, r2, r3
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	791b      	ldrb	r3, [r3, #4]
 800568c:	005b      	lsls	r3, r3, #1
 800568e:	7afa      	ldrb	r2, [r7, #11]
 8005690:	0052      	lsls	r2, r2, #1
 8005692:	4319      	orrs	r1, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	3290      	adds	r2, #144	@ 0x90
 8005698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->id.id_32_bit_2[1] << 21 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	055a      	lsls	r2, r3, #21
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	78db      	ldrb	r3, [r3, #3]
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	ea42 0103 	orr.w	r1, r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	791b      	ldrb	r3, [r3, #4]
 80056b0:	005b      	lsls	r3, r3, #1
 80056b2:	7afa      	ldrb	r2, [r7, #11]
 80056b4:	0052      	lsls	r2, r2, #1
 80056b6:	3201      	adds	r2, #1
 80056b8:	4319      	orrs	r1, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	3290      	adds	r2, #144	@ 0x90
 80056be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		if(filter_configuration->ide == STANDARD_FRAME)
 80056c2:	e0ff      	b.n	80058c4 <filter_config+0x340>
		}
		else if (filter_configuration->ide == EXTENDED_FRAME)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	78db      	ldrb	r3, [r3, #3]
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	f040 80fb 	bne.w	80058c4 <filter_config+0x340>
		{
			p_can->FxRi[filter_number*2].u32 = filter_configuration->id.id_32_bit_2[0] << 3 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	00da      	lsls	r2, r3, #3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	78db      	ldrb	r3, [r3, #3]
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	ea42 0103 	orr.w	r1, r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	791b      	ldrb	r3, [r3, #4]
 80056e2:	005b      	lsls	r3, r3, #1
 80056e4:	7afa      	ldrb	r2, [r7, #11]
 80056e6:	0052      	lsls	r2, r2, #1
 80056e8:	4319      	orrs	r1, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	3290      	adds	r2, #144	@ 0x90
 80056ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->id.id_32_bit_2[1] << 3 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	00da      	lsls	r2, r3, #3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	78db      	ldrb	r3, [r3, #3]
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	ea42 0103 	orr.w	r1, r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	791b      	ldrb	r3, [r3, #4]
 8005706:	005b      	lsls	r3, r3, #1
 8005708:	7afa      	ldrb	r2, [r7, #11]
 800570a:	0052      	lsls	r2, r2, #1
 800570c:	3201      	adds	r2, #1
 800570e:	4319      	orrs	r1, r3
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	3290      	adds	r2, #144	@ 0x90
 8005714:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		if(filter_configuration->ide == STANDARD_FRAME)
 8005718:	e0d4      	b.n	80058c4 <filter_config+0x340>
		}
	}
	else if (filter_configuration->scale == SCALE_32_BIT && filter_configuration->mode == IDENTIFIER_MASK_MODE)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	2b01      	cmp	r3, #1
 8005720:	d156      	bne.n	80057d0 <filter_config+0x24c>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	785b      	ldrb	r3, [r3, #1]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d152      	bne.n	80057d0 <filter_config+0x24c>
	{
		// condition for standard and extended frame.
		if(filter_configuration->ide == STANDARD_FRAME)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	78db      	ldrb	r3, [r3, #3]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d124      	bne.n	800577c <filter_config+0x1f8>
		{
			p_can->FxRi[filter_number*2].u32 = filter_configuration->id.id_32_bit_2[0] << 21 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	055a      	lsls	r2, r3, #21
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	78db      	ldrb	r3, [r3, #3]
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	ea42 0103 	orr.w	r1, r2, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	791b      	ldrb	r3, [r3, #4]
 8005746:	005b      	lsls	r3, r3, #1
 8005748:	7afa      	ldrb	r2, [r7, #11]
 800574a:	0052      	lsls	r2, r2, #1
 800574c:	4319      	orrs	r1, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	3290      	adds	r2, #144	@ 0x90
 8005752:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->mask.mask_32_bit_1[0]  | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	691a      	ldr	r2, [r3, #16]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	78db      	ldrb	r3, [r3, #3]
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	ea42 0103 	orr.w	r1, r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	791b      	ldrb	r3, [r3, #4]
 8005768:	005b      	lsls	r3, r3, #1
 800576a:	7afa      	ldrb	r2, [r7, #11]
 800576c:	0052      	lsls	r2, r2, #1
 800576e:	3201      	adds	r2, #1
 8005770:	4319      	orrs	r1, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	3290      	adds	r2, #144	@ 0x90
 8005776:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		if(filter_configuration->ide == STANDARD_FRAME)
 800577a:	e0a5      	b.n	80058c8 <filter_config+0x344>
		}
		else if (filter_configuration->ide == EXTENDED_FRAME)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	78db      	ldrb	r3, [r3, #3]
 8005780:	2b01      	cmp	r3, #1
 8005782:	f040 80a1 	bne.w	80058c8 <filter_config+0x344>
		{
			p_can->FxRi[filter_number*2].u32 = filter_configuration->id.id_32_bit_2[0] << 3 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	00da      	lsls	r2, r3, #3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	78db      	ldrb	r3, [r3, #3]
 8005790:	009b      	lsls	r3, r3, #2
 8005792:	ea42 0103 	orr.w	r1, r2, r3
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	791b      	ldrb	r3, [r3, #4]
 800579a:	005b      	lsls	r3, r3, #1
 800579c:	7afa      	ldrb	r2, [r7, #11]
 800579e:	0052      	lsls	r2, r2, #1
 80057a0:	4319      	orrs	r1, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	3290      	adds	r2, #144	@ 0x90
 80057a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->mask.mask_32_bit_1[0] | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	691a      	ldr	r2, [r3, #16]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	78db      	ldrb	r3, [r3, #3]
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	ea42 0103 	orr.w	r1, r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	791b      	ldrb	r3, [r3, #4]
 80057bc:	005b      	lsls	r3, r3, #1
 80057be:	7afa      	ldrb	r2, [r7, #11]
 80057c0:	0052      	lsls	r2, r2, #1
 80057c2:	3201      	adds	r2, #1
 80057c4:	4319      	orrs	r1, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	3290      	adds	r2, #144	@ 0x90
 80057ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		if(filter_configuration->ide == STANDARD_FRAME)
 80057ce:	e07b      	b.n	80058c8 <filter_config+0x344>
		}
	}
	else if (filter_configuration->scale == SCALE_16_BIT && filter_configuration->mode == IDENTIFIER_LIST_MODE)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d141      	bne.n	800585c <filter_config+0x2d8>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	785b      	ldrb	r3, [r3, #1]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d13d      	bne.n	800585c <filter_config+0x2d8>
	{
		// restricted to standard only.
		p_can->FxRi[filter_number*2].u32 = (filter_configuration->id.id_16_bit_4[1] << 21 | (filter_configuration->ide << 20) | (filter_configuration->rtr << 19))\
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	895b      	ldrh	r3, [r3, #10]
 80057e4:	055a      	lsls	r2, r3, #21
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	78db      	ldrb	r3, [r3, #3]
 80057ea:	051b      	lsls	r3, r3, #20
 80057ec:	431a      	orrs	r2, r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	791b      	ldrb	r3, [r3, #4]
 80057f2:	04db      	lsls	r3, r3, #19
 80057f4:	431a      	orrs	r2, r3
											| (filter_configuration->id.id_16_bit_4[0] << 5 | (filter_configuration->ide << 4) | (filter_configuration->rtr << 3));
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	891b      	ldrh	r3, [r3, #8]
 80057fa:	0159      	lsls	r1, r3, #5
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	78db      	ldrb	r3, [r3, #3]
 8005800:	011b      	lsls	r3, r3, #4
 8005802:	4319      	orrs	r1, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	791b      	ldrb	r3, [r3, #4]
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	430b      	orrs	r3, r1
 800580c:	ea42 0103 	orr.w	r1, r2, r3
		p_can->FxRi[filter_number*2].u32 = (filter_configuration->id.id_16_bit_4[1] << 21 | (filter_configuration->ide << 20) | (filter_configuration->rtr << 19))\
 8005810:	7afb      	ldrb	r3, [r7, #11]
 8005812:	005a      	lsls	r2, r3, #1
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	3290      	adds	r2, #144	@ 0x90
 8005818:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		p_can->FxRi[filter_number*2 + 1].u32 = (filter_configuration->id.id_16_bit_4[3] << 21 | (filter_configuration->ide << 20) | (filter_configuration->rtr << 19))\
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	89db      	ldrh	r3, [r3, #14]
 8005820:	055a      	lsls	r2, r3, #21
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	78db      	ldrb	r3, [r3, #3]
 8005826:	051b      	lsls	r3, r3, #20
 8005828:	431a      	orrs	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	791b      	ldrb	r3, [r3, #4]
 800582e:	04db      	lsls	r3, r3, #19
 8005830:	431a      	orrs	r2, r3
												| (filter_configuration->id.id_16_bit_4[2] << 5 | (filter_configuration->ide << 4) | (filter_configuration->rtr << 3));
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	899b      	ldrh	r3, [r3, #12]
 8005836:	0159      	lsls	r1, r3, #5
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	78db      	ldrb	r3, [r3, #3]
 800583c:	011b      	lsls	r3, r3, #4
 800583e:	4319      	orrs	r1, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	791b      	ldrb	r3, [r3, #4]
 8005844:	00db      	lsls	r3, r3, #3
 8005846:	430b      	orrs	r3, r1
 8005848:	ea42 0103 	orr.w	r1, r2, r3
		p_can->FxRi[filter_number*2 + 1].u32 = (filter_configuration->id.id_16_bit_4[3] << 21 | (filter_configuration->ide << 20) | (filter_configuration->rtr << 19))\
 800584c:	7afb      	ldrb	r3, [r7, #11]
 800584e:	005b      	lsls	r3, r3, #1
 8005850:	1c5a      	adds	r2, r3, #1
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	3290      	adds	r2, #144	@ 0x90
 8005856:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800585a:	e036      	b.n	80058ca <filter_config+0x346>
	}
	else if (filter_configuration->scale == SCALE_16_BIT && filter_configuration->mode == IDENTIFIER_MASK_MODE)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d132      	bne.n	80058ca <filter_config+0x346>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	785b      	ldrb	r3, [r3, #1]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d12e      	bne.n	80058ca <filter_config+0x346>
	{
		p_can->FxRi[filter_number*2].u32 = filter_configuration->mask.mask_32_bit_2[0] | (filter_configuration->id.id_16_bit_2[0] << 5) | (filter_configuration->ide << 4) | (filter_configuration->rtr << 3);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	691a      	ldr	r2, [r3, #16]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	891b      	ldrh	r3, [r3, #8]
 8005874:	015b      	lsls	r3, r3, #5
 8005876:	431a      	orrs	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	78db      	ldrb	r3, [r3, #3]
 800587c:	011b      	lsls	r3, r3, #4
 800587e:	ea42 0103 	orr.w	r1, r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	791b      	ldrb	r3, [r3, #4]
 8005886:	00db      	lsls	r3, r3, #3
 8005888:	7afa      	ldrb	r2, [r7, #11]
 800588a:	0052      	lsls	r2, r2, #1
 800588c:	4319      	orrs	r1, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	3290      	adds	r2, #144	@ 0x90
 8005892:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->mask.mask_32_bit_2[1] | (filter_configuration->id.id_16_bit_2[1] << 5) | (filter_configuration->ide << 4) | (filter_configuration->rtr << 3);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	695a      	ldr	r2, [r3, #20]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	895b      	ldrh	r3, [r3, #10]
 800589e:	015b      	lsls	r3, r3, #5
 80058a0:	431a      	orrs	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	78db      	ldrb	r3, [r3, #3]
 80058a6:	011b      	lsls	r3, r3, #4
 80058a8:	ea42 0103 	orr.w	r1, r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	791b      	ldrb	r3, [r3, #4]
 80058b0:	00db      	lsls	r3, r3, #3
 80058b2:	7afa      	ldrb	r2, [r7, #11]
 80058b4:	0052      	lsls	r2, r2, #1
 80058b6:	3201      	adds	r2, #1
 80058b8:	4319      	orrs	r1, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	3290      	adds	r2, #144	@ 0x90
 80058be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80058c2:	e002      	b.n	80058ca <filter_config+0x346>
		if(filter_configuration->ide == STANDARD_FRAME)
 80058c4:	bf00      	nop
 80058c6:	e000      	b.n	80058ca <filter_config+0x346>
		if(filter_configuration->ide == STANDARD_FRAME)
 80058c8:	bf00      	nop

	}

	//activate the filter.
	p_can->FA1R |= (1 << filter_number);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80058d0:	7afa      	ldrb	r2, [r7, #11]
 80058d2:	2101      	movs	r1, #1
 80058d4:	fa01 f202 	lsl.w	r2, r1, r2
 80058d8:	431a      	orrs	r2, r3
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

	//exit from initialization mode.
	p_can->FMR &= ~(1 << FILTER_INIT_MODE_BIT_POS);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80058e6:	f023 0201 	bic.w	r2, r3, #1
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 80058f0:	bf00      	nop
 80058f2:	3714      	adds	r7, #20
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bc80      	pop	{r7}
 80058f8:	4770      	bx	lr

080058fa <set_test_mode>:
 *
 * @return    none
 *
 */
void set_test_mode(can_regdef_t* p_can,uint8_t test_mode)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b083      	sub	sp, #12
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
 8005902:	460b      	mov	r3, r1
 8005904:	70fb      	strb	r3, [r7, #3]
	if (test_mode == LOOPBACK_TEST_MODE_EN)
 8005906:	78fb      	ldrb	r3, [r7, #3]
 8005908:	2b03      	cmp	r3, #3
 800590a:	d106      	bne.n	800591a <set_test_mode+0x20>
	{
		p_can->BTR |= (1 << LOOPBACK_TEST_MODE_BIT_POSITION);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	69db      	ldr	r3, [r3, #28]
 8005910:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	61da      	str	r2, [r3, #28]
	}
	else if (test_mode == SILENT_TEST_MODE_DI)
	{
		p_can->BTR &= ~(1 << SILENT_TEST_MODE_BIT_POSITION);
	}
}
 8005918:	e01c      	b.n	8005954 <set_test_mode+0x5a>
	else if (test_mode == LOOPBACK_TEST_MODE_DI)
 800591a:	78fb      	ldrb	r3, [r7, #3]
 800591c:	2b02      	cmp	r3, #2
 800591e:	d106      	bne.n	800592e <set_test_mode+0x34>
		p_can->BTR &= ~(1 << LOOPBACK_TEST_MODE_BIT_POSITION);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	61da      	str	r2, [r3, #28]
}
 800592c:	e012      	b.n	8005954 <set_test_mode+0x5a>
	else if (test_mode == SILENT_TEST_MODE_EN)
 800592e:	78fb      	ldrb	r3, [r7, #3]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d106      	bne.n	8005942 <set_test_mode+0x48>
		p_can->BTR |= (1 << SILENT_TEST_MODE_BIT_POSITION);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	69db      	ldr	r3, [r3, #28]
 8005938:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	61da      	str	r2, [r3, #28]
}
 8005940:	e008      	b.n	8005954 <set_test_mode+0x5a>
	else if (test_mode == SILENT_TEST_MODE_DI)
 8005942:	78fb      	ldrb	r3, [r7, #3]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d105      	bne.n	8005954 <set_test_mode+0x5a>
		p_can->BTR &= ~(1 << SILENT_TEST_MODE_BIT_POSITION);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	69db      	ldr	r3, [r3, #28]
 800594c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	61da      	str	r2, [r3, #28]
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	bc80      	pop	{r7}
 800595c:	4770      	bx	lr
	...

08005960 <enter_init_mode>:
 *
 * @return    none
 *
 */
void enter_init_mode(can_regdef_t* p_can)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
	exit_sleep_mode(p_can);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f7ff fb6b 	bl	8005044 <exit_sleep_mode>
	CAN1->MCR |= (1 << INIT_REQUEST_BIT_POS);
 800596e:	4b09      	ldr	r3, [pc, #36]	@ (8005994 <enter_init_mode+0x34>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a08      	ldr	r2, [pc, #32]	@ (8005994 <enter_init_mode+0x34>)
 8005974:	f043 0301 	orr.w	r3, r3, #1
 8005978:	6013      	str	r3, [r2, #0]
	while(!(p_can->MSR & (1 << INIT_ACK_BIT_POSITION)));
 800597a:	bf00      	nop
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	f003 0301 	and.w	r3, r3, #1
 8005984:	2b00      	cmp	r3, #0
 8005986:	d0f9      	beq.n	800597c <enter_init_mode+0x1c>
}
 8005988:	bf00      	nop
 800598a:	bf00      	nop
 800598c:	3708      	adds	r7, #8
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	40006400 	.word	0x40006400

08005998 <set_bit_timing>:

 * @return    none
 *
 */
void set_bit_timing(can_regdef_t* p_can,uint32_t baudrate)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
	uint16_t brp;
	brp = (uint16_t)( (apb_get_clock(APB1) / (baudrate * 16) ) - 1);
 80059a2:	2001      	movs	r0, #1
 80059a4:	f000 f9d6 	bl	8005d54 <apb_get_clock>
 80059a8:	4602      	mov	r2, r0
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	011b      	lsls	r3, r3, #4
 80059ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	3b01      	subs	r3, #1
 80059b6:	81fb      	strh	r3, [r7, #14]
	p_can->BTR = 0x00000000;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	61da      	str	r2, [r3, #28]
	p_can->BTR |= (brp << 0);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	69da      	ldr	r2, [r3, #28]
 80059c2:	89fb      	ldrh	r3, [r7, #14]
 80059c4:	431a      	orrs	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	61da      	str	r2, [r3, #28]
	p_can->BTR |= 0xC << 16;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	69db      	ldr	r3, [r3, #28]
 80059ce:	f443 2240 	orr.w	r2, r3, #786432	@ 0xc0000
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	61da      	str	r2, [r3, #28]
	p_can->BTR |= 0x1 << 20;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	61da      	str	r2, [r3, #28]
	p_can->BTR |= 0x0 << 24;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	69da      	ldr	r2, [r3, #28]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	61da      	str	r2, [r3, #28]
}
 80059ea:	bf00      	nop
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <can_receive_message>:
 *
 * @return RX_DONE (1)
 *
 */
uint8_t can_receive_message(can_regdef_t* p_can, uint8_t fifo_message_pending_index)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b082      	sub	sp, #8
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
 80059fa:	460b      	mov	r3, r1
 80059fc:	70fb      	strb	r3, [r7, #3]

		read_rtr(p_can,fifo_message_pending_index);
 80059fe:	78fb      	ldrb	r3, [r7, #3]
 8005a00:	4619      	mov	r1, r3
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f7ff fba2 	bl	800514c <read_rtr>

		read_ide(p_can,fifo_message_pending_index);
 8005a08:	78fb      	ldrb	r3, [r7, #3]
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f7ff fbb7 	bl	8005180 <read_ide>

		read_id(p_can,fifo_message_pending_index);
 8005a12:	78fb      	ldrb	r3, [r7, #3]
 8005a14:	4619      	mov	r1, r3
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f7ff fbcc 	bl	80051b4 <read_id>

		read_length(p_can,fifo_message_pending_index);
 8005a1c:	78fb      	ldrb	r3, [r7, #3]
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7ff fbef 	bl	8005204 <read_length>

		read_time_stamp(p_can,fifo_message_pending_index);
 8005a26:	78fb      	ldrb	r3, [r7, #3]
 8005a28:	4619      	mov	r1, r3
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7ff fc04 	bl	8005238 <read_time_stamp>

		read_filter_match_index(p_can,fifo_message_pending_index);
 8005a30:	78fb      	ldrb	r3, [r7, #3]
 8005a32:	4619      	mov	r1, r3
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f7ff fc17 	bl	8005268 <read_filter_match_index>

		read_data(p_can,fifo_message_pending_index);
 8005a3a:	78fb      	ldrb	r3, [r7, #3]
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f7ff fc2a 	bl	8005298 <read_data>

		release_fifo(p_can,fifo_message_pending_index);
 8005a44:	78fb      	ldrb	r3, [r7, #3]
 8005a46:	4619      	mov	r1, r3
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f7ff fc45 	bl	80052d8 <release_fifo>

		return RX_DONE;
 8005a4e:	2301      	movs	r3, #1

}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3708      	adds	r7, #8
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <register_rx0_callback>:
 *
 * @return void
 *
 */
void register_rx0_callback(can_rx0_callback_t callback)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
	callback_rx0 = callback;
 8005a60:	4a03      	ldr	r2, [pc, #12]	@ (8005a70 <register_rx0_callback+0x18>)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6013      	str	r3, [r2, #0]
}
 8005a66:	bf00      	nop
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bc80      	pop	{r7}
 8005a6e:	4770      	bx	lr
 8005a70:	20000420 	.word	0x20000420

08005a74 <USB_LP_CAN_RX0_IRQHandler>:
 *
 * @return void
 *
 */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
	uint8_t temp = 0;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	71fb      	strb	r3, [r7, #7]
	// FIFO FULL

	// FIFO OVERRUN

	// FIFO message received
	if (check_for_data(CAN1) == FIFO_0_MESSAGE_PENDING)
 8005a7e:	480b      	ldr	r0, [pc, #44]	@ (8005aac <USB_LP_CAN_RX0_IRQHandler+0x38>)
 8005a80:	f7ff fb4a 	bl	8005118 <check_for_data>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10b      	bne.n	8005aa2 <USB_LP_CAN_RX0_IRQHandler+0x2e>
	{
		can_receive_message(CAN1,FIFO_0_MESSAGE_PENDING); // reads the message.
 8005a8a:	2100      	movs	r1, #0
 8005a8c:	4807      	ldr	r0, [pc, #28]	@ (8005aac <USB_LP_CAN_RX0_IRQHandler+0x38>)
 8005a8e:	f7ff ffb0 	bl	80059f2 <can_receive_message>
		if (callback_rx0)
 8005a92:	4b07      	ldr	r3, [pc, #28]	@ (8005ab0 <USB_LP_CAN_RX0_IRQHandler+0x3c>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d003      	beq.n	8005aa2 <USB_LP_CAN_RX0_IRQHandler+0x2e>
		{
			callback_rx0(&can_rx);
 8005a9a:	4b05      	ldr	r3, [pc, #20]	@ (8005ab0 <USB_LP_CAN_RX0_IRQHandler+0x3c>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4805      	ldr	r0, [pc, #20]	@ (8005ab4 <USB_LP_CAN_RX0_IRQHandler+0x40>)
 8005aa0:	4798      	blx	r3
		}
	}

}
 8005aa2:	bf00      	nop
 8005aa4:	3708      	adds	r7, #8
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	40006400 	.word	0x40006400
 8005ab0:	20000420 	.word	0x20000420
 8005ab4:	200002a8 	.word	0x200002a8

08005ab8 <clock_init>:
** Returned value:	Current Source of the system Clock
**
*****************************************************************************/

void clock_init(void)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	af00      	add	r7, sp, #0
	ahb_clk_set(p->ahb_prescalar);
 8005abc:	4b17      	ldr	r3, [pc, #92]	@ (8005b1c <clock_init+0x64>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	78db      	ldrb	r3, [r3, #3]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f000 f8c2 	bl	8005c4c <ahb_clk_set>

	apb1_clk_set(p->apb1_prescalar);
 8005ac8:	4b14      	ldr	r3, [pc, #80]	@ (8005b1c <clock_init+0x64>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	791b      	ldrb	r3, [r3, #4]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 f8d6 	bl	8005c80 <apb1_clk_set>

	apb2_clk_set(p->apb2_prescalar);
 8005ad4:	4b11      	ldr	r3, [pc, #68]	@ (8005b1c <clock_init+0x64>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	795b      	ldrb	r3, [r3, #5]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f000 f8ea 	bl	8005cb4 <apb2_clk_set>

	pll_clk_config(p->pll_clock_source,p->pll_input_clock_multiplier);
 8005ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8005b1c <clock_init+0x64>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	789a      	ldrb	r2, [r3, #2]
 8005ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8005b1c <clock_init+0x64>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	785b      	ldrb	r3, [r3, #1]
 8005aec:	4619      	mov	r1, r3
 8005aee:	4610      	mov	r0, r2
 8005af0:	f000 f882 	bl	8005bf8 <pll_clk_config>

	system_clock_set(p->system_clock_source);
 8005af4:	4b09      	ldr	r3, [pc, #36]	@ (8005b1c <clock_init+0x64>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f000 f812 	bl	8005b24 <system_clock_set>

	ahb_peripheral_clock_en(AHB_PERIPHERAL_CLOCK_EN);
 8005b00:	2001      	movs	r0, #1
 8005b02:	f000 f915 	bl	8005d30 <ahb_peripheral_clock_en>

	apb2_peripheral_clock_en(APB2_PERIPHERAL_CLOCK_EN);
 8005b06:	f641 201d 	movw	r0, #6685	@ 0x1a1d
 8005b0a:	f000 f8ed 	bl	8005ce8 <apb2_peripheral_clock_en>

	apb1_peripheral_clock_en(APB1_PERIPHERAL_CLOCK_EN);
 8005b0e:	4804      	ldr	r0, [pc, #16]	@ (8005b20 <clock_init+0x68>)
 8005b10:	f000 f8fc 	bl	8005d0c <apb1_peripheral_clock_en>

	lsi_clock_en();
 8005b14:	f000 f9da 	bl	8005ecc <lsi_clock_en>

}
 8005b18:	bf00      	nop
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	20000008 	.word	0x20000008
 8005b20:	02420000 	.word	0x02420000

08005b24 <system_clock_set>:
** Returned value:	Current Source of the system Clock
**
*****************************************************************************/

uint8_t system_clock_set(clock_source_e source)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = HSI;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	73fb      	strb	r3, [r7, #15]
	if (source == HSE)
 8005b32:	79fb      	ldrb	r3, [r7, #7]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d11f      	bne.n	8005b78 <system_clock_set+0x54>
	{
		RCC->CR |= HSE_ON;
 8005b38:	4b2e      	ldr	r3, [pc, #184]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a2d      	ldr	r2, [pc, #180]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b42:	6013      	str	r3, [r2, #0]
		while (!IS_HSE_READY())
 8005b44:	bf00      	nop
 8005b46:	4b2b      	ldr	r3, [pc, #172]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d0f9      	beq.n	8005b46 <system_clock_set+0x22>
		{
			;
		}
		RCC->CFGR &= ~(3 << 0);
 8005b52:	4b28      	ldr	r3, [pc, #160]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	4a27      	ldr	r2, [pc, #156]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b58:	f023 0303 	bic.w	r3, r3, #3
 8005b5c:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= HSE;
 8005b5e:	4b25      	ldr	r3, [pc, #148]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	4a24      	ldr	r2, [pc, #144]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b64:	f043 0301 	orr.w	r3, r3, #1
 8005b68:	6053      	str	r3, [r2, #4]
		RCC->CR &= ~(1 << 0);
 8005b6a:	4b22      	ldr	r3, [pc, #136]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a21      	ldr	r2, [pc, #132]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b70:	f023 0301 	bic.w	r3, r3, #1
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	e037      	b.n	8005be8 <system_clock_set+0xc4>
	}
	else if (source == HSI)
 8005b78:	79fb      	ldrb	r3, [r7, #7]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d117      	bne.n	8005bae <system_clock_set+0x8a>
	{
		RCC->CR |= HSI_ON;
 8005b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a1c      	ldr	r2, [pc, #112]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b84:	f043 0301 	orr.w	r3, r3, #1
 8005b88:	6013      	str	r3, [r2, #0]
		while (!IS_HSI_READY())
 8005b8a:	bf00      	nop
 8005b8c:	4b19      	ldr	r3, [pc, #100]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0f9      	beq.n	8005b8c <system_clock_set+0x68>
		{
			;
		}
		RCC->CFGR &= ~(3 << 0);
 8005b98:	4b16      	ldr	r3, [pc, #88]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	4a15      	ldr	r2, [pc, #84]	@ (8005bf4 <system_clock_set+0xd0>)
 8005b9e:	f023 0303 	bic.w	r3, r3, #3
 8005ba2:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= HSI;
 8005ba4:	4b13      	ldr	r3, [pc, #76]	@ (8005bf4 <system_clock_set+0xd0>)
 8005ba6:	4a13      	ldr	r2, [pc, #76]	@ (8005bf4 <system_clock_set+0xd0>)
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	6053      	str	r3, [r2, #4]
 8005bac:	e01c      	b.n	8005be8 <system_clock_set+0xc4>
	}
	else if (source == PLL)
 8005bae:	79fb      	ldrb	r3, [r7, #7]
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d119      	bne.n	8005be8 <system_clock_set+0xc4>
	{
		RCC->CR |= PLL_ON;
 8005bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8005bf4 <system_clock_set+0xd0>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8005bf4 <system_clock_set+0xd0>)
 8005bba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bbe:	6013      	str	r3, [r2, #0]
		while (!IS_PLL_READY())
 8005bc0:	bf00      	nop
 8005bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf4 <system_clock_set+0xd0>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d0f9      	beq.n	8005bc2 <system_clock_set+0x9e>
		{
			;
		}
		//RCC->CFGR &= ~(3 << 0);
		RCC->CFGR |= PLL;
 8005bce:	4b09      	ldr	r3, [pc, #36]	@ (8005bf4 <system_clock_set+0xd0>)
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	4a08      	ldr	r2, [pc, #32]	@ (8005bf4 <system_clock_set+0xd0>)
 8005bd4:	f043 0302 	orr.w	r3, r3, #2
 8005bd8:	6053      	str	r3, [r2, #4]
		while ((RCC->CFGR & (3 << 2)) != 8);
 8005bda:	bf00      	nop
 8005bdc:	4b05      	ldr	r3, [pc, #20]	@ (8005bf4 <system_clock_set+0xd0>)
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f003 030c 	and.w	r3, r3, #12
 8005be4:	2b08      	cmp	r3, #8
 8005be6:	d1f9      	bne.n	8005bdc <system_clock_set+0xb8>
		//RCC->CR &= ~(1 << 0);

	}
	return temp;
 8005be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3714      	adds	r7, #20
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr
 8005bf4:	40021000 	.word	0x40021000

08005bf8 <pll_clk_config>:
**
** Returned value:		status of the function (healthy or error)
**
*****************************************************************************/
uint8_t pll_clk_config(pll_entry_clock_source_e source,pll_input_multiplier_e multiplication_factor)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	4603      	mov	r3, r0
 8005c00:	460a      	mov	r2, r1
 8005c02:	71fb      	strb	r3, [r7, #7]
 8005c04:	4613      	mov	r3, r2
 8005c06:	71bb      	strb	r3, [r7, #6]
	 RCC->CFGR &= ~(0xF << 18);
 8005c08:	4b0f      	ldr	r3, [pc, #60]	@ (8005c48 <pll_clk_config+0x50>)
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	4a0e      	ldr	r2, [pc, #56]	@ (8005c48 <pll_clk_config+0x50>)
 8005c0e:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8005c12:	6053      	str	r3, [r2, #4]
	 RCC->CFGR |= (multiplication_factor << 18);
 8005c14:	4b0c      	ldr	r3, [pc, #48]	@ (8005c48 <pll_clk_config+0x50>)
 8005c16:	685a      	ldr	r2, [r3, #4]
 8005c18:	79bb      	ldrb	r3, [r7, #6]
 8005c1a:	049b      	lsls	r3, r3, #18
 8005c1c:	490a      	ldr	r1, [pc, #40]	@ (8005c48 <pll_clk_config+0x50>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	604b      	str	r3, [r1, #4]
	 RCC->CFGR &= ~(1 << 16);
 8005c22:	4b09      	ldr	r3, [pc, #36]	@ (8005c48 <pll_clk_config+0x50>)
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	4a08      	ldr	r2, [pc, #32]	@ (8005c48 <pll_clk_config+0x50>)
 8005c28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c2c:	6053      	str	r3, [r2, #4]
	 RCC->CFGR |= source;
 8005c2e:	4b06      	ldr	r3, [pc, #24]	@ (8005c48 <pll_clk_config+0x50>)
 8005c30:	685a      	ldr	r2, [r3, #4]
 8005c32:	79fb      	ldrb	r3, [r7, #7]
 8005c34:	4904      	ldr	r1, [pc, #16]	@ (8005c48 <pll_clk_config+0x50>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	604b      	str	r3, [r1, #4]
     return 1;
 8005c3a:	2301      	movs	r3, #1
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bc80      	pop	{r7}
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	40021000 	.word	0x40021000

08005c4c <ahb_clk_set>:
**
*****************************************************************************/


void ahb_clk_set(ahb_prescalar_option_e factor)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	4603      	mov	r3, r0
 8005c54:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0xF << AHB_CLOCK_PRESCALAR_OFFSET);
 8005c56:	4b09      	ldr	r3, [pc, #36]	@ (8005c7c <ahb_clk_set+0x30>)
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	4a08      	ldr	r2, [pc, #32]	@ (8005c7c <ahb_clk_set+0x30>)
 8005c5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c60:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= (factor << AHB_CLOCK_PRESCALAR_OFFSET);
 8005c62:	4b06      	ldr	r3, [pc, #24]	@ (8005c7c <ahb_clk_set+0x30>)
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	79fb      	ldrb	r3, [r7, #7]
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	4904      	ldr	r1, [pc, #16]	@ (8005c7c <ahb_clk_set+0x30>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	604b      	str	r3, [r1, #4]
}
 8005c70:	bf00      	nop
 8005c72:	370c      	adds	r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bc80      	pop	{r7}
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	40021000 	.word	0x40021000

08005c80 <apb1_clk_set>:
**
** Returned value:		void
**
*****************************************************************************/
void apb1_clk_set(apbx_prescalar_options_e factor)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	4603      	mov	r3, r0
 8005c88:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0x7 << APB1_CLOCK_PRESCALAR_OFFSET);
 8005c8a:	4b09      	ldr	r3, [pc, #36]	@ (8005cb0 <apb1_clk_set+0x30>)
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	4a08      	ldr	r2, [pc, #32]	@ (8005cb0 <apb1_clk_set+0x30>)
 8005c90:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005c94:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= (factor << APB1_CLOCK_PRESCALAR_OFFSET);
 8005c96:	4b06      	ldr	r3, [pc, #24]	@ (8005cb0 <apb1_clk_set+0x30>)
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	79fb      	ldrb	r3, [r7, #7]
 8005c9c:	021b      	lsls	r3, r3, #8
 8005c9e:	4904      	ldr	r1, [pc, #16]	@ (8005cb0 <apb1_clk_set+0x30>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	604b      	str	r3, [r1, #4]
}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bc80      	pop	{r7}
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	40021000 	.word	0x40021000

08005cb4 <apb2_clk_set>:
**
** Returned value:		void
**
*****************************************************************************/
void apb2_clk_set(apbx_prescalar_options_e factor)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	4603      	mov	r3, r0
 8005cbc:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0xF << APB2_CLOCK_PRESCALAR_OFFSET);
 8005cbe:	4b09      	ldr	r3, [pc, #36]	@ (8005ce4 <apb2_clk_set+0x30>)
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	4a08      	ldr	r2, [pc, #32]	@ (8005ce4 <apb2_clk_set+0x30>)
 8005cc4:	f423 43f0 	bic.w	r3, r3, #30720	@ 0x7800
 8005cc8:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= (factor << APB2_CLOCK_PRESCALAR_OFFSET);
 8005cca:	4b06      	ldr	r3, [pc, #24]	@ (8005ce4 <apb2_clk_set+0x30>)
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	79fb      	ldrb	r3, [r7, #7]
 8005cd0:	02db      	lsls	r3, r3, #11
 8005cd2:	4904      	ldr	r1, [pc, #16]	@ (8005ce4 <apb2_clk_set+0x30>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	604b      	str	r3, [r1, #4]
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bc80      	pop	{r7}
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	40021000 	.word	0x40021000

08005ce8 <apb2_peripheral_clock_en>:
**
** Returned value:		void
**
*****************************************************************************/
void apb2_peripheral_clock_en(uint32_t clock_en_parameter)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
	RCC->APB2ENR |= clock_en_parameter;
 8005cf0:	4b05      	ldr	r3, [pc, #20]	@ (8005d08 <apb2_peripheral_clock_en+0x20>)
 8005cf2:	699a      	ldr	r2, [r3, #24]
 8005cf4:	4904      	ldr	r1, [pc, #16]	@ (8005d08 <apb2_peripheral_clock_en+0x20>)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	618b      	str	r3, [r1, #24]
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bc80      	pop	{r7}
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	40021000 	.word	0x40021000

08005d0c <apb1_peripheral_clock_en>:
**
** Returned value:		void
**
*****************************************************************************/
void apb1_peripheral_clock_en(uint32_t clock_en_parameter)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
	RCC->APB1ENR |= clock_en_parameter;
 8005d14:	4b05      	ldr	r3, [pc, #20]	@ (8005d2c <apb1_peripheral_clock_en+0x20>)
 8005d16:	69da      	ldr	r2, [r3, #28]
 8005d18:	4904      	ldr	r1, [pc, #16]	@ (8005d2c <apb1_peripheral_clock_en+0x20>)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	61cb      	str	r3, [r1, #28]
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bc80      	pop	{r7}
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	40021000 	.word	0x40021000

08005d30 <ahb_peripheral_clock_en>:


void ahb_peripheral_clock_en(uint32_t clock_en_parameter)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
	RCC->AHBENR |= clock_en_parameter;
 8005d38:	4b05      	ldr	r3, [pc, #20]	@ (8005d50 <ahb_peripheral_clock_en+0x20>)
 8005d3a:	695a      	ldr	r2, [r3, #20]
 8005d3c:	4904      	ldr	r1, [pc, #16]	@ (8005d50 <ahb_peripheral_clock_en+0x20>)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	614b      	str	r3, [r1, #20]
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bc80      	pop	{r7}
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	40021000 	.word	0x40021000

08005d54 <apb_get_clock>:
**
** Returned value:		Clock Frequency
**
*****************************************************************************/
uint32_t apb_get_clock(uint8_t apb)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b088      	sub	sp, #32
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	71fb      	strb	r3, [r7, #7]
	uint8_t clock_source;
	uint32_t sysclk, temp, ahbp, apbp;

	clock_source = ((RCC->CFGR >> 2) & 0x03);
 8005d5e:	4b36      	ldr	r3, [pc, #216]	@ (8005e38 <apb_get_clock+0xe4>)
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	089b      	lsrs	r3, r3, #2
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	f003 0303 	and.w	r3, r3, #3
 8005d6a:	74fb      	strb	r3, [r7, #19]
	if (clock_source == SYSCLK_SOURCE_HSI)
 8005d6c:	7cfb      	ldrb	r3, [r7, #19]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d102      	bne.n	8005d78 <apb_get_clock+0x24>
	{
		sysclk = 8000000;
 8005d72:	4b32      	ldr	r3, [pc, #200]	@ (8005e3c <apb_get_clock+0xe8>)
 8005d74:	61fb      	str	r3, [r7, #28]
 8005d76:	e011      	b.n	8005d9c <apb_get_clock+0x48>
	}
	else if (clock_source == SYSCLK_SOURCE_HSE)
 8005d78:	7cfb      	ldrb	r3, [r7, #19]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d102      	bne.n	8005d84 <apb_get_clock+0x30>
	{
		sysclk = 8000000;
 8005d7e:	4b2f      	ldr	r3, [pc, #188]	@ (8005e3c <apb_get_clock+0xe8>)
 8005d80:	61fb      	str	r3, [r7, #28]
 8005d82:	e00b      	b.n	8005d9c <apb_get_clock+0x48>
	}
	else if (clock_source == SYSCLK_SOURCE_PLL)
 8005d84:	7cfb      	ldrb	r3, [r7, #19]
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d103      	bne.n	8005d92 <apb_get_clock+0x3e>
	{
		sysclk = get_pll_clock();
 8005d8a:	f000 f85d 	bl	8005e48 <get_pll_clock>
 8005d8e:	61f8      	str	r0, [r7, #28]
 8005d90:	e004      	b.n	8005d9c <apb_get_clock+0x48>
	}
	else if (clock_source == SYSCLK_SOURCE_PLL_R)
 8005d92:	7cfb      	ldrb	r3, [r7, #19]
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	d101      	bne.n	8005d9c <apb_get_clock+0x48>
	{
		sysclk = 1; // study this and write the function for it.
 8005d98:	2301      	movs	r3, #1
 8005d9a:	61fb      	str	r3, [r7, #28]
	}

	/*
	 * Get AHB Prescalar Value
	 */
	temp = (RCC->CFGR >> 4) & 0xF;
 8005d9c:	4b26      	ldr	r3, [pc, #152]	@ (8005e38 <apb_get_clock+0xe4>)
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	091b      	lsrs	r3, r3, #4
 8005da2:	f003 030f 	and.w	r3, r3, #15
 8005da6:	60fb      	str	r3, [r7, #12]
	if (temp < 8)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2b07      	cmp	r3, #7
 8005dac:	d802      	bhi.n	8005db4 <apb_get_clock+0x60>
	{
		ahbp = 1;
 8005dae:	2301      	movs	r3, #1
 8005db0:	61bb      	str	r3, [r7, #24]
 8005db2:	e005      	b.n	8005dc0 <apb_get_clock+0x6c>
	}
	else
	{
		ahbp = ahb_prescaler_1[temp - 8];
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	3b08      	subs	r3, #8
 8005db8:	4a21      	ldr	r2, [pc, #132]	@ (8005e40 <apb_get_clock+0xec>)
 8005dba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005dbe:	61bb      	str	r3, [r7, #24]
	}

	/*
	 * Get APB1 Prescalar Value
	 */
	if (apb == APB1)
 8005dc0:	79fb      	ldrb	r3, [r7, #7]
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d114      	bne.n	8005df0 <apb_get_clock+0x9c>
	{
		temp = ((RCC->CFGR >> 10) && 0x7);
 8005dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8005e38 <apb_get_clock+0xe4>)
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	0a9b      	lsrs	r3, r3, #10
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	bf14      	ite	ne
 8005dd0:	2301      	movne	r3, #1
 8005dd2:	2300      	moveq	r3, #0
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	60fb      	str	r3, [r7, #12]
		if (temp < 4)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2b03      	cmp	r3, #3
 8005ddc:	d802      	bhi.n	8005de4 <apb_get_clock+0x90>
		{
			apbp = 1;
 8005dde:	2301      	movs	r3, #1
 8005de0:	617b      	str	r3, [r7, #20]
 8005de2:	e005      	b.n	8005df0 <apb_get_clock+0x9c>
		}
		else
		{
			apbp = apb_prescaler_1[temp-4];
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	3b04      	subs	r3, #4
 8005de8:	4a16      	ldr	r2, [pc, #88]	@ (8005e44 <apb_get_clock+0xf0>)
 8005dea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005dee:	617b      	str	r3, [r7, #20]
	}

	/*
	 * get APB2 Prescalar Value
	 */
	if (apb == APB2)
 8005df0:	79fb      	ldrb	r3, [r7, #7]
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d114      	bne.n	8005e20 <apb_get_clock+0xcc>
	{
		temp = ((RCC->CFGR >> 13) && 0x7);
 8005df6:	4b10      	ldr	r3, [pc, #64]	@ (8005e38 <apb_get_clock+0xe4>)
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	0b5b      	lsrs	r3, r3, #13
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	bf14      	ite	ne
 8005e00:	2301      	movne	r3, #1
 8005e02:	2300      	moveq	r3, #0
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	60fb      	str	r3, [r7, #12]
		if (temp < 4)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	d802      	bhi.n	8005e14 <apb_get_clock+0xc0>
		{
			apbp = 1;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	617b      	str	r3, [r7, #20]
 8005e12:	e005      	b.n	8005e20 <apb_get_clock+0xcc>
		}
		else
		{
			apbp = apb_prescaler_1[temp-4];
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	3b04      	subs	r3, #4
 8005e18:	4a0a      	ldr	r2, [pc, #40]	@ (8005e44 <apb_get_clock+0xf0>)
 8005e1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e1e:	617b      	str	r3, [r7, #20]
		}
	}
	return (sysclk / ahbp / apbp);
 8005e20:	69fa      	ldr	r2, [r7, #28]
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	fbb2 f3f3 	udiv	r3, r2, r3

}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3720      	adds	r7, #32
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	40021000 	.word	0x40021000
 8005e3c:	007a1200 	.word	0x007a1200
 8005e40:	2000000c 	.word	0x2000000c
 8005e44:	2000001c 	.word	0x2000001c

08005e48 <get_pll_clock>:




uint32_t get_pll_clock(void)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
	// PLL input Clock source
	// If PLL input clock source is HSE then check PLLXTRE in Register
	uint8_t clock_source = ( (RCC->CFGR >> 16) & 0x01);
 8005e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ebc <get_pll_clock+0x74>)
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	0c1b      	lsrs	r3, r3, #16
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	72fb      	strb	r3, [r7, #11]
	uint32_t multipliation_factor = ( (RCC->CFGR >> 18) & 0x0F);
 8005e5c:	4b17      	ldr	r3, [pc, #92]	@ (8005ebc <get_pll_clock+0x74>)
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	0c9b      	lsrs	r3, r3, #18
 8005e62:	f003 030f 	and.w	r3, r3, #15
 8005e66:	607b      	str	r3, [r7, #4]
	uint32_t hse_pll_divider = ( (RCC->CFGR >> 17) & 0x01);
 8005e68:	4b14      	ldr	r3, [pc, #80]	@ (8005ebc <get_pll_clock+0x74>)
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	0c5b      	lsrs	r3, r3, #17
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	603b      	str	r3, [r7, #0]
	uint32_t pll_out_clk = 0;
 8005e74:	2300      	movs	r3, #0
 8005e76:	60fb      	str	r3, [r7, #12]
	if (clock_source == PLL_HSI_DIV_2)
 8005e78:	7afb      	ldrb	r3, [r7, #11]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d109      	bne.n	8005e92 <get_pll_clock+0x4a>
	{
		pll_out_clk =  ( (HSI_INPUT / 2) * pll_multiplier[multipliation_factor]);
 8005e7e:	4a10      	ldr	r2, [pc, #64]	@ (8005ec0 <get_pll_clock+0x78>)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4413      	add	r3, r2
 8005e84:	781b      	ldrb	r3, [r3, #0]
 8005e86:	461a      	mov	r2, r3
 8005e88:	4b0e      	ldr	r3, [pc, #56]	@ (8005ec4 <get_pll_clock+0x7c>)
 8005e8a:	fb02 f303 	mul.w	r3, r2, r3
 8005e8e:	60fb      	str	r3, [r7, #12]
 8005e90:	e00e      	b.n	8005eb0 <get_pll_clock+0x68>
	}
	else if (clock_source == PLL_HSE)
 8005e92:	7afb      	ldrb	r3, [r7, #11]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d10b      	bne.n	8005eb0 <get_pll_clock+0x68>
	{
		pll_out_clk =  ( ( (HSE_INPUT) / (hse_pll_divider + 1) ) * pll_multiplier[multipliation_factor]);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8005ec8 <get_pll_clock+0x80>)
 8005e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea2:	4907      	ldr	r1, [pc, #28]	@ (8005ec0 <get_pll_clock+0x78>)
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	440a      	add	r2, r1
 8005ea8:	7812      	ldrb	r2, [r2, #0]
 8005eaa:	fb02 f303 	mul.w	r3, r2, r3
 8005eae:	60fb      	str	r3, [r7, #12]
	}
	return pll_out_clk;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3714      	adds	r7, #20
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bc80      	pop	{r7}
 8005eba:	4770      	bx	lr
 8005ebc:	40021000 	.word	0x40021000
 8005ec0:	20000024 	.word	0x20000024
 8005ec4:	003d0900 	.word	0x003d0900
 8005ec8:	007a1200 	.word	0x007a1200

08005ecc <lsi_clock_en>:

void lsi_clock_en(void)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	af00      	add	r7, sp, #0
	RCC->CSR |= (1 << LSI_CLOCK_EN_BIT_POSITION_CSR);
 8005ed0:	4b08      	ldr	r3, [pc, #32]	@ (8005ef4 <lsi_clock_en+0x28>)
 8005ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed4:	4a07      	ldr	r2, [pc, #28]	@ (8005ef4 <lsi_clock_en+0x28>)
 8005ed6:	f043 0301 	orr.w	r3, r3, #1
 8005eda:	6253      	str	r3, [r2, #36]	@ 0x24
	while(!(RCC->CSR & IS_LSI_CLOCK_READY)){;}
 8005edc:	bf00      	nop
 8005ede:	4b05      	ldr	r3, [pc, #20]	@ (8005ef4 <lsi_clock_en+0x28>)
 8005ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee2:	f003 0302 	and.w	r3, r3, #2
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d0f9      	beq.n	8005ede <lsi_clock_en+0x12>
}
 8005eea:	bf00      	nop
 8005eec:	bf00      	nop
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bc80      	pop	{r7}
 8005ef2:	4770      	bx	lr
 8005ef4:	40021000 	.word	0x40021000

08005ef8 <io_port>:

#define LED_ON() 			io_set_out(IO_TEST_LED, OUT_STATE_LOW);
#define LED_OFF() 			io_set_out(IO_TEST_LED, OUT_STATE_HIGH);

static uint8_t io_port(io_e io)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	4603      	mov	r3, r0
 8005f00:	71fb      	strb	r3, [r7, #7]
    return (io & IO_PORT_MASK) >> IO_PORT_OFFSET;
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	091b      	lsrs	r3, r3, #4
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	f003 0303 	and.w	r3, r3, #3
 8005f0c:	b2db      	uxtb	r3, r3
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bc80      	pop	{r7}
 8005f16:	4770      	bx	lr

08005f18 <io_pin_bit>:

static uint8_t io_pin_bit(gpio_pins io)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	4603      	mov	r3, r0
 8005f20:	71fb      	strb	r3, [r7, #7]
    return io & IO_PIN_MASK;
 8005f22:	79fb      	ldrb	r3, [r7, #7]
 8005f24:	f003 030f 	and.w	r3, r3, #15
 8005f28:	b2db      	uxtb	r3, r3
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bc80      	pop	{r7}
 8005f32:	4770      	bx	lr

08005f34 <io_init>:
	}
}


void io_init(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
	for (io_e io = P0_2; io <= ARRAY_SIZE(io_initial_config);io++)
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	71fb      	strb	r3, [r7, #7]
 8005f3e:	e00d      	b.n	8005f5c <io_init+0x28>
	{
		io_config(io,&io_initial_config[io]);
 8005f40:	79fa      	ldrb	r2, [r7, #7]
 8005f42:	4613      	mov	r3, r2
 8005f44:	005b      	lsls	r3, r3, #1
 8005f46:	4413      	add	r3, r2
 8005f48:	4a08      	ldr	r2, [pc, #32]	@ (8005f6c <io_init+0x38>)
 8005f4a:	441a      	add	r2, r3
 8005f4c:	79fb      	ldrb	r3, [r7, #7]
 8005f4e:	4611      	mov	r1, r2
 8005f50:	4618      	mov	r0, r3
 8005f52:	f000 f80d 	bl	8005f70 <io_config>
	for (io_e io = P0_2; io <= ARRAY_SIZE(io_initial_config);io++)
 8005f56:	79fb      	ldrb	r3, [r7, #7]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	71fb      	strb	r3, [r7, #7]
 8005f5c:	79fb      	ldrb	r3, [r7, #7]
 8005f5e:	2b30      	cmp	r3, #48	@ 0x30
 8005f60:	d9ee      	bls.n	8005f40 <io_init+0xc>
	}
}
 8005f62:	bf00      	nop
 8005f64:	bf00      	nop
 8005f66:	3708      	adds	r7, #8
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	20000034 	.word	0x20000034

08005f70 <io_config>:

void io_config(io_e io, io_configuration *config)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	4603      	mov	r3, r0
 8005f78:	6039      	str	r1, [r7, #0]
 8005f7a:	71fb      	strb	r3, [r7, #7]
	io_set_io_mode(io,config->mode,config->config,config->pupd);
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	7819      	ldrb	r1, [r3, #0]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	785a      	ldrb	r2, [r3, #1]
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	789b      	ldrb	r3, [r3, #2]
 8005f88:	79f8      	ldrb	r0, [r7, #7]
 8005f8a:	f000 f805 	bl	8005f98 <io_set_io_mode>
}
 8005f8e:	bf00      	nop
 8005f90:	3708      	adds	r7, #8
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
	...

08005f98 <io_set_io_mode>:

void io_set_io_mode(io_e io, io_mode_e mode, io_config_e config,io_pull_up_down_e pupd)
{
 8005f98:	b590      	push	{r4, r7, lr}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	4608      	mov	r0, r1
 8005fa2:	4611      	mov	r1, r2
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	4623      	mov	r3, r4
 8005fa8:	71fb      	strb	r3, [r7, #7]
 8005faa:	4603      	mov	r3, r0
 8005fac:	71bb      	strb	r3, [r7, #6]
 8005fae:	460b      	mov	r3, r1
 8005fb0:	717b      	strb	r3, [r7, #5]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	713b      	strb	r3, [r7, #4]
	pin = io_pin_bit(io);
 8005fb6:	79fb      	ldrb	r3, [r7, #7]
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f7ff ffad 	bl	8005f18 <io_pin_bit>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	4b3c      	ldr	r3, [pc, #240]	@ (80060b4 <io_set_io_mode+0x11c>)
 8005fc4:	701a      	strb	r2, [r3, #0]
	gpio_regdef_t *Port = (gpio_regdef_t*)(GPIO_BASEADDR + (io_port(io)*0x400));
 8005fc6:	79fb      	ldrb	r3, [r7, #7]
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f7ff ff95 	bl	8005ef8 <io_port>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	029b      	lsls	r3, r3, #10
 8005fd2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005fd6:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 8005fda:	60fb      	str	r3, [r7, #12]
	if(config == CONFIG_INPUT_WITH_PULLUP_PULLDOWN)
 8005fdc:	797b      	ldrb	r3, [r7, #5]
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d11b      	bne.n	800601a <io_set_io_mode+0x82>
	{
		if (pupd == PULL_UP)
 8005fe2:	793b      	ldrb	r3, [r7, #4]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d10a      	bne.n	8005ffe <io_set_io_mode+0x66>
		{
			Port->ODR |= (1 << pin);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	4a31      	ldr	r2, [pc, #196]	@ (80060b4 <io_set_io_mode+0x11c>)
 8005fee:	7812      	ldrb	r2, [r2, #0]
 8005ff0:	4611      	mov	r1, r2
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	408a      	lsls	r2, r1
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	60da      	str	r2, [r3, #12]
 8005ffc:	e00d      	b.n	800601a <io_set_io_mode+0x82>
		}
		else if (pupd == PULL_DOWN)
 8005ffe:	793b      	ldrb	r3, [r7, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10a      	bne.n	800601a <io_set_io_mode+0x82>
		{
			Port->ODR &= ~(1 << pin);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	4a2a      	ldr	r2, [pc, #168]	@ (80060b4 <io_set_io_mode+0x11c>)
 800600a:	7812      	ldrb	r2, [r2, #0]
 800600c:	4611      	mov	r1, r2
 800600e:	2201      	movs	r2, #1
 8006010:	408a      	lsls	r2, r1
 8006012:	43d2      	mvns	r2, r2
 8006014:	401a      	ands	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	60da      	str	r2, [r3, #12]
		}
	}
	if (pin < 8)
 800601a:	4b26      	ldr	r3, [pc, #152]	@ (80060b4 <io_set_io_mode+0x11c>)
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	2b07      	cmp	r3, #7
 8006020:	d81e      	bhi.n	8006060 <io_set_io_mode+0xc8>
	{
		Port->CRL &= ~(0xF << PIN_MODE_MASK);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a23      	ldr	r2, [pc, #140]	@ (80060b4 <io_set_io_mode+0x11c>)
 8006028:	7812      	ldrb	r2, [r2, #0]
 800602a:	0092      	lsls	r2, r2, #2
 800602c:	210f      	movs	r1, #15
 800602e:	fa01 f202 	lsl.w	r2, r1, r2
 8006032:	43d2      	mvns	r2, r2
 8006034:	401a      	ands	r2, r3
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	601a      	str	r2, [r3, #0]
		Port->CRL |= (mode << PIN_MODE_MASK) | (config << (PIN_MODE_MASK + 2));
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	79b9      	ldrb	r1, [r7, #6]
 8006040:	4a1c      	ldr	r2, [pc, #112]	@ (80060b4 <io_set_io_mode+0x11c>)
 8006042:	7812      	ldrb	r2, [r2, #0]
 8006044:	0092      	lsls	r2, r2, #2
 8006046:	4091      	lsls	r1, r2
 8006048:	7978      	ldrb	r0, [r7, #5]
 800604a:	4a1a      	ldr	r2, [pc, #104]	@ (80060b4 <io_set_io_mode+0x11c>)
 800604c:	7812      	ldrb	r2, [r2, #0]
 800604e:	0092      	lsls	r2, r2, #2
 8006050:	3202      	adds	r2, #2
 8006052:	fa00 f202 	lsl.w	r2, r0, r2
 8006056:	430a      	orrs	r2, r1
 8006058:	431a      	orrs	r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	601a      	str	r2, [r3, #0]
	{
		pin %= 8;
		Port->CRH &= ~(0xF << PIN_MODE_MASK);
		Port->CRH |= (mode << PIN_MODE_MASK) | (config << (PIN_MODE_MASK+2));
	}
}
 800605e:	e024      	b.n	80060aa <io_set_io_mode+0x112>
		pin %= 8;
 8006060:	4b14      	ldr	r3, [pc, #80]	@ (80060b4 <io_set_io_mode+0x11c>)
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	f003 0307 	and.w	r3, r3, #7
 8006068:	b2da      	uxtb	r2, r3
 800606a:	4b12      	ldr	r3, [pc, #72]	@ (80060b4 <io_set_io_mode+0x11c>)
 800606c:	701a      	strb	r2, [r3, #0]
		Port->CRH &= ~(0xF << PIN_MODE_MASK);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	4a10      	ldr	r2, [pc, #64]	@ (80060b4 <io_set_io_mode+0x11c>)
 8006074:	7812      	ldrb	r2, [r2, #0]
 8006076:	0092      	lsls	r2, r2, #2
 8006078:	210f      	movs	r1, #15
 800607a:	fa01 f202 	lsl.w	r2, r1, r2
 800607e:	43d2      	mvns	r2, r2
 8006080:	401a      	ands	r2, r3
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	605a      	str	r2, [r3, #4]
		Port->CRH |= (mode << PIN_MODE_MASK) | (config << (PIN_MODE_MASK+2));
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	79b9      	ldrb	r1, [r7, #6]
 800608c:	4a09      	ldr	r2, [pc, #36]	@ (80060b4 <io_set_io_mode+0x11c>)
 800608e:	7812      	ldrb	r2, [r2, #0]
 8006090:	0092      	lsls	r2, r2, #2
 8006092:	4091      	lsls	r1, r2
 8006094:	7978      	ldrb	r0, [r7, #5]
 8006096:	4a07      	ldr	r2, [pc, #28]	@ (80060b4 <io_set_io_mode+0x11c>)
 8006098:	7812      	ldrb	r2, [r2, #0]
 800609a:	0092      	lsls	r2, r2, #2
 800609c:	3202      	adds	r2, #2
 800609e:	fa00 f202 	lsl.w	r2, r0, r2
 80060a2:	430a      	orrs	r2, r1
 80060a4:	431a      	orrs	r2, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	605a      	str	r2, [r3, #4]
}
 80060aa:	bf00      	nop
 80060ac:	3714      	adds	r7, #20
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd90      	pop	{r4, r7, pc}
 80060b2:	bf00      	nop
 80060b4:	20000425 	.word	0x20000425

080060b8 <io_set_out>:



void io_set_out(io_e io, io_out_e out)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	4603      	mov	r3, r0
 80060c0:	460a      	mov	r2, r1
 80060c2:	71fb      	strb	r3, [r7, #7]
 80060c4:	4613      	mov	r3, r2
 80060c6:	71bb      	strb	r3, [r7, #6]
	gpio_regdef_t *Port = (gpio_regdef_t*)(GPIO_BASEADDR + ( io_port(io) *0x400));
 80060c8:	79fb      	ldrb	r3, [r7, #7]
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7ff ff14 	bl	8005ef8 <io_port>
 80060d0:	4603      	mov	r3, r0
 80060d2:	029b      	lsls	r3, r3, #10
 80060d4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80060d8:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 80060dc:	60fb      	str	r3, [r7, #12]
	switch(out){
 80060de:	79bb      	ldrb	r3, [r7, #6]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d010      	beq.n	8006106 <io_set_out+0x4e>
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d11d      	bne.n	8006124 <io_set_out+0x6c>
	case OUT_STATE_HIGH:
		Port->ODR &= ~(1 << io_pin_bit(io));
 80060e8:	79fb      	ldrb	r3, [r7, #7]
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7ff ff14 	bl	8005f18 <io_pin_bit>
 80060f0:	4603      	mov	r3, r0
 80060f2:	461a      	mov	r2, r3
 80060f4:	2301      	movs	r3, #1
 80060f6:	4093      	lsls	r3, r2
 80060f8:	43da      	mvns	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	401a      	ands	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	60da      	str	r2, [r3, #12]
		break;
 8006104:	e00e      	b.n	8006124 <io_set_out+0x6c>
	case OUT_STATE_LOW:
		Port->ODR |= (1 << io_pin_bit(io));
 8006106:	79fb      	ldrb	r3, [r7, #7]
 8006108:	4618      	mov	r0, r3
 800610a:	f7ff ff05 	bl	8005f18 <io_pin_bit>
 800610e:	4603      	mov	r3, r0
 8006110:	461a      	mov	r2, r3
 8006112:	2301      	movs	r3, #1
 8006114:	fa03 f202 	lsl.w	r2, r3, r2
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	431a      	orrs	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	60da      	str	r2, [r3, #12]
		break;
 8006122:	bf00      	nop
	}
}
 8006124:	bf00      	nop
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <io_toggle>:

void io_toggle(io_e io)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	4603      	mov	r3, r0
 8006134:	71fb      	strb	r3, [r7, #7]
	gpio_regdef_t *Port = (gpio_regdef_t*)(GPIO_BASEADDR + ( io_port(io) *0x400));
 8006136:	79fb      	ldrb	r3, [r7, #7]
 8006138:	4618      	mov	r0, r3
 800613a:	f7ff fedd 	bl	8005ef8 <io_port>
 800613e:	4603      	mov	r3, r0
 8006140:	029b      	lsls	r3, r3, #10
 8006142:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006146:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 800614a:	60fb      	str	r3, [r7, #12]
	Port->ODR ^= (1 << 13);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	f483 5200 	eor.w	r2, r3, #8192	@ 0x2000
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	60da      	str	r2, [r3, #12]
}
 8006158:	bf00      	nop
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <EXTI4_IRQHandler>:
	return (Port->IDR & (1 << io_pin_bit(io)));
}


void EXTI4_IRQHandler(void)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	af00      	add	r7, sp, #0
	if (EXTI->PR & (1 << 4))
 8006164:	4b10      	ldr	r3, [pc, #64]	@ (80061a8 <EXTI4_IRQHandler+0x48>)
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	f003 0310 	and.w	r3, r3, #16
 800616c:	2b00      	cmp	r3, #0
 800616e:	d018      	beq.n	80061a2 <EXTI4_IRQHandler+0x42>
	{
		EXTI->PR |= (1 << 4);
 8006170:	4b0d      	ldr	r3, [pc, #52]	@ (80061a8 <EXTI4_IRQHandler+0x48>)
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	4a0c      	ldr	r2, [pc, #48]	@ (80061a8 <EXTI4_IRQHandler+0x48>)
 8006176:	f043 0310 	orr.w	r3, r3, #16
 800617a:	6153      	str	r3, [r2, #20]
		if (!flag_led_on)
 800617c:	4b0b      	ldr	r3, [pc, #44]	@ (80061ac <EXTI4_IRQHandler+0x4c>)
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d107      	bne.n	8006194 <EXTI4_IRQHandler+0x34>
		{
			LED_ON();
 8006184:	2100      	movs	r1, #0
 8006186:	202d      	movs	r0, #45	@ 0x2d
 8006188:	f7ff ff96 	bl	80060b8 <io_set_out>
			flag_led_on = 1;
 800618c:	4b07      	ldr	r3, [pc, #28]	@ (80061ac <EXTI4_IRQHandler+0x4c>)
 800618e:	2201      	movs	r2, #1
 8006190:	701a      	strb	r2, [r3, #0]
		{
			LED_OFF();
			flag_led_on = 0;
		}
	}
}
 8006192:	e006      	b.n	80061a2 <EXTI4_IRQHandler+0x42>
			LED_OFF();
 8006194:	2101      	movs	r1, #1
 8006196:	202d      	movs	r0, #45	@ 0x2d
 8006198:	f7ff ff8e 	bl	80060b8 <io_set_out>
			flag_led_on = 0;
 800619c:	4b03      	ldr	r3, [pc, #12]	@ (80061ac <EXTI4_IRQHandler+0x4c>)
 800619e:	2200      	movs	r2, #0
 80061a0:	701a      	strb	r2, [r3, #0]
}
 80061a2:	bf00      	nop
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	bf00      	nop
 80061a8:	40010400 	.word	0x40010400
 80061ac:	20000424 	.word	0x20000424

080061b0 <nvic_en_irq>:
uint16_t counter_adc_sampling;
uint16_t counter_data_transmit;
uint16_t counter_led_toggle;
uint32_t count_systick;
void nvic_en_irq(irqn_type irqn)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	4603      	mov	r3, r0
 80061b8:	71fb      	strb	r3, [r7, #7]
	uint8_t register_position = irqn / 32;
 80061ba:	79fb      	ldrb	r3, [r7, #7]
 80061bc:	095b      	lsrs	r3, r3, #5
 80061be:	73fb      	strb	r3, [r7, #15]
	uint8_t irq_position = irqn % 32;
 80061c0:	79fb      	ldrb	r3, [r7, #7]
 80061c2:	f003 031f 	and.w	r3, r3, #31
 80061c6:	73bb      	strb	r3, [r7, #14]
	NVIC->ISER[register_position] = (1 << irq_position);
 80061c8:	7bbb      	ldrb	r3, [r7, #14]
 80061ca:	2201      	movs	r2, #1
 80061cc:	fa02 f103 	lsl.w	r1, r2, r3
 80061d0:	4a04      	ldr	r2, [pc, #16]	@ (80061e4 <nvic_en_irq+0x34>)
 80061d2:	7bfb      	ldrb	r3, [r7, #15]
 80061d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80061d8:	bf00      	nop
 80061da:	3714      	adds	r7, #20
 80061dc:	46bd      	mov	sp, r7
 80061de:	bc80      	pop	{r7}
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	e000e100 	.word	0xe000e100

080061e8 <systick_init>:

void systick_init(void)
{
 80061e8:	b480      	push	{r7}
 80061ea:	af00      	add	r7, sp, #0
	// Reload Value
	SYSTICK->RVR = 7999; //for 1 ms @ 8 Mhz
 80061ec:	4b08      	ldr	r3, [pc, #32]	@ (8006210 <systick_init+0x28>)
 80061ee:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80061f2:	605a      	str	r2, [r3, #4]
	// Clear the current count
	SYSTICK->CVR = 0;
 80061f4:	4b06      	ldr	r3, [pc, #24]	@ (8006210 <systick_init+0x28>)
 80061f6:	2200      	movs	r2, #0
 80061f8:	609a      	str	r2, [r3, #8]

	// Clock Selection
	SYSTICK->CSR |= (1 << 2) | (1 << 1) | ((1 << 0)); //AHB selected
 80061fa:	4b05      	ldr	r3, [pc, #20]	@ (8006210 <systick_init+0x28>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a04      	ldr	r2, [pc, #16]	@ (8006210 <systick_init+0x28>)
 8006200:	f043 0307 	orr.w	r3, r3, #7
 8006204:	6013      	str	r3, [r2, #0]

}
 8006206:	bf00      	nop
 8006208:	46bd      	mov	sp, r7
 800620a:	bc80      	pop	{r7}
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	e000e010 	.word	0xe000e010

08006214 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8006214:	b480      	push	{r7}
 8006216:	af00      	add	r7, sp, #0
	counter_adc_sampling++;
 8006218:	4b0d      	ldr	r3, [pc, #52]	@ (8006250 <SysTick_Handler+0x3c>)
 800621a:	881b      	ldrh	r3, [r3, #0]
 800621c:	3301      	adds	r3, #1
 800621e:	b29a      	uxth	r2, r3
 8006220:	4b0b      	ldr	r3, [pc, #44]	@ (8006250 <SysTick_Handler+0x3c>)
 8006222:	801a      	strh	r2, [r3, #0]
	counter_data_transmit++;
 8006224:	4b0b      	ldr	r3, [pc, #44]	@ (8006254 <SysTick_Handler+0x40>)
 8006226:	881b      	ldrh	r3, [r3, #0]
 8006228:	3301      	adds	r3, #1
 800622a:	b29a      	uxth	r2, r3
 800622c:	4b09      	ldr	r3, [pc, #36]	@ (8006254 <SysTick_Handler+0x40>)
 800622e:	801a      	strh	r2, [r3, #0]
	counter_led_toggle++;
 8006230:	4b09      	ldr	r3, [pc, #36]	@ (8006258 <SysTick_Handler+0x44>)
 8006232:	881b      	ldrh	r3, [r3, #0]
 8006234:	3301      	adds	r3, #1
 8006236:	b29a      	uxth	r2, r3
 8006238:	4b07      	ldr	r3, [pc, #28]	@ (8006258 <SysTick_Handler+0x44>)
 800623a:	801a      	strh	r2, [r3, #0]
	count_systick++;
 800623c:	4b07      	ldr	r3, [pc, #28]	@ (800625c <SysTick_Handler+0x48>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	3301      	adds	r3, #1
 8006242:	4a06      	ldr	r2, [pc, #24]	@ (800625c <SysTick_Handler+0x48>)
 8006244:	6013      	str	r3, [r2, #0]
}
 8006246:	bf00      	nop
 8006248:	46bd      	mov	sp, r7
 800624a:	bc80      	pop	{r7}
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20000426 	.word	0x20000426
 8006254:	20000428 	.word	0x20000428
 8006258:	2000042a 	.word	0x2000042a
 800625c:	2000042c 	.word	0x2000042c

08006260 <uart_x_configure_parameter>:
uint16_t logic_counter5 = 0;

static uart_callback_t callback_rx_data = 0;

void uart_x_configure_parameter(usart_handle *p_usart_handle)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
	p_usart_handle->add_of_usartx = USART2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a0e      	ldr	r2, [pc, #56]	@ (80062a4 <uart_x_configure_parameter+0x44>)
 800626c:	601a      	str	r2, [r3, #0]
	//USART2Handle.Usart_Configuration.Mode = USART_MODE_TXRX;
	p_usart_handle->usart_configuration.no_of_stop_bits = USART_STOPBITS_1;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	715a      	strb	r2, [r3, #5]
	p_usart_handle->usart_configuration.data_word_length = USART_WORDLEN_8BITS;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	711a      	strb	r2, [r3, #4]
	p_usart_handle->usart_configuration.baudrate = USART_STD_BAUD_9600;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006280:	609a      	str	r2, [r3, #8]
	p_usart_handle->usart_configuration.parity_control = USART_PARITY_DISABLE;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	60da      	str	r2, [r3, #12]
	//p_usart_handle->usart_configuration.dma_transmitter_en = USARTx_DMA_TRANSMITTER_EN;
	//p_usart_handle->usart_configuration.dma_receiver_en = USARTx_DMA_RECEIVER_EN;
	p_usart_handle->tx_buffer = &(tx_buffer_data[0]);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	4a07      	ldr	r2, [pc, #28]	@ (80062a8 <uart_x_configure_parameter+0x48>)
 800628c:	615a      	str	r2, [r3, #20]
	p_usart_handle->rx_buffer = &(rx_buffer_data[0]);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a06      	ldr	r2, [pc, #24]	@ (80062ac <uart_x_configure_parameter+0x4c>)
 8006292:	619a      	str	r2, [r3, #24]
	p_usart_handle->rx_len = 8;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2208      	movs	r2, #8
 8006298:	775a      	strb	r2, [r3, #29]

}
 800629a:	bf00      	nop
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	bc80      	pop	{r7}
 80062a2:	4770      	bx	lr
 80062a4:	40004400 	.word	0x40004400
 80062a8:	20000430 	.word	0x20000430
 80062ac:	20000480 	.word	0x20000480

080062b0 <usart_init>:

void usart_init(usart_handle *p_usart_handle)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b082      	sub	sp, #8
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
	config_stop_bit(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.no_of_stop_bits);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	795b      	ldrb	r3, [r3, #5]
 80062c0:	4619      	mov	r1, r3
 80062c2:	4610      	mov	r0, r2
 80062c4:	f000 f909 	bl	80064da <config_stop_bit>

	config_data_word_len(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.data_word_length);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	791b      	ldrb	r3, [r3, #4]
 80062d0:	4619      	mov	r1, r3
 80062d2:	4610      	mov	r0, r2
 80062d4:	f000 f919 	bl	800650a <config_data_word_len>

	config_parity(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.parity_control);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	4619      	mov	r1, r3
 80062e4:	4610      	mov	r0, r2
 80062e6:	f000 f922 	bl	800652e <config_parity>

	//config_mode(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.mode);

	usart_set_baudrate(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.baudrate);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	4619      	mov	r1, r3
 80062f4:	4610      	mov	r0, r2
 80062f6:	f000 f81f 	bl	8006338 <usart_set_baudrate>

	usart_dma_mode_en_di(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.dma_transmitter_en);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	7c1b      	ldrb	r3, [r3, #16]
 8006302:	4619      	mov	r1, r3
 8006304:	4610      	mov	r0, r2
 8006306:	f000 faaf 	bl	8006868 <usart_dma_mode_en_di>

	usart_dma_mode_en_di(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.dma_receiver_en);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	7c5b      	ldrb	r3, [r3, #17]
 8006312:	4619      	mov	r1, r3
 8006314:	4610      	mov	r0, r2
 8006316:	f000 faa7 	bl	8006868 <usart_dma_mode_en_di>

	usart_en(p_usart_handle->add_of_usartx);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4618      	mov	r0, r3
 8006320:	f000 f8cc 	bl	80064bc <usart_en>

	//usart_read_interrupt(p_usart_handle->add_of_usartx);

	usart_rx_en(p_usart_handle->add_of_usartx);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4618      	mov	r0, r3
 800632a:	f000 fa7e 	bl	800682a <usart_rx_en>
}
 800632e:	bf00      	nop
 8006330:	3708      	adds	r7, #8
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
	...

08006338 <usart_set_baudrate>:

void usart_set_baudrate(usartx_regdef_t *p_usartx,uint32_t baudrate)
{
 8006338:	b5b0      	push	{r4, r5, r7, lr}
 800633a:	b088      	sub	sp, #32
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
	 * USARTDIV is an unsigned fixed point number that is coded on the USART_BRR register.
	 */
	float temp,fraction;
	uint32_t mantissa;
	// TO DO: ADD CONDITION FOR CHECKING WHICH UART IT IS BEFORE GETTING THE CLOCK OF THE PERIPHERAL.
	uint32_t pclk = apb_get_clock(APB1); // It gets the Clock source for mentioned APB.
 8006342:	2001      	movs	r0, #1
 8006344:	f7ff fd06 	bl	8005d54 <apb_get_clock>
 8006348:	6178      	str	r0, [r7, #20]
	uint32_t div_fraction;
	temp = pclk / (16.0 * baudrate);
 800634a:	6978      	ldr	r0, [r7, #20]
 800634c:	f7fe f90e 	bl	800456c <__aeabi_ui2d>
 8006350:	4604      	mov	r4, r0
 8006352:	460d      	mov	r5, r1
 8006354:	6838      	ldr	r0, [r7, #0]
 8006356:	f7fe f909 	bl	800456c <__aeabi_ui2d>
 800635a:	f04f 0200 	mov.w	r2, #0
 800635e:	4b26      	ldr	r3, [pc, #152]	@ (80063f8 <usart_set_baudrate+0xc0>)
 8006360:	f7fe f97e 	bl	8004660 <__aeabi_dmul>
 8006364:	4602      	mov	r2, r0
 8006366:	460b      	mov	r3, r1
 8006368:	4620      	mov	r0, r4
 800636a:	4629      	mov	r1, r5
 800636c:	f7fe faa2 	bl	80048b4 <__aeabi_ddiv>
 8006370:	4602      	mov	r2, r0
 8006372:	460b      	mov	r3, r1
 8006374:	4610      	mov	r0, r2
 8006376:	4619      	mov	r1, r3
 8006378:	f7fe fc4a 	bl	8004c10 <__aeabi_d2f>
 800637c:	4603      	mov	r3, r0
 800637e:	613b      	str	r3, [r7, #16]
	fraction = temp - (int)temp;
 8006380:	6938      	ldr	r0, [r7, #16]
 8006382:	f7fe fe19 	bl	8004fb8 <__aeabi_f2iz>
 8006386:	4603      	mov	r3, r0
 8006388:	4618      	mov	r0, r3
 800638a:	f7fe fd4b 	bl	8004e24 <__aeabi_i2f>
 800638e:	4603      	mov	r3, r0
 8006390:	4619      	mov	r1, r3
 8006392:	6938      	ldr	r0, [r7, #16]
 8006394:	f7fe fc90 	bl	8004cb8 <__aeabi_fsub>
 8006398:	4603      	mov	r3, r0
 800639a:	60fb      	str	r3, [r7, #12]
	mantissa = temp - fraction;
 800639c:	68f9      	ldr	r1, [r7, #12]
 800639e:	6938      	ldr	r0, [r7, #16]
 80063a0:	f7fe fc8a 	bl	8004cb8 <__aeabi_fsub>
 80063a4:	4603      	mov	r3, r0
 80063a6:	4618      	mov	r0, r3
 80063a8:	f7fe fe2c 	bl	8005004 <__aeabi_f2uiz>
 80063ac:	4603      	mov	r3, r0
 80063ae:	61fb      	str	r3, [r7, #28]

	div_fraction = round_off((16 * fraction)); // Function to round off the decimal number
 80063b0:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f7fd fee3 	bl	8004180 <__aeabi_fmul>
 80063ba:	4603      	mov	r3, r0
 80063bc:	4618      	mov	r0, r3
 80063be:	f000 fab1 	bl	8006924 <round_off>
 80063c2:	61b8      	str	r0, [r7, #24]
	if (div_fraction > 15)
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	2b0f      	cmp	r3, #15
 80063c8:	d904      	bls.n	80063d4 <usart_set_baudrate+0x9c>
	{
		div_fraction = 0;
 80063ca:	2300      	movs	r3, #0
 80063cc:	61bb      	str	r3, [r7, #24]
		mantissa += 1;
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	3301      	adds	r3, #1
 80063d2:	61fb      	str	r3, [r7, #28]
	}
	p_usartx->BRR |= (mantissa << 4);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689a      	ldr	r2, [r3, #8]
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	011b      	lsls	r3, r3, #4
 80063dc:	431a      	orrs	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	609a      	str	r2, [r3, #8]
	p_usartx->BRR |= div_fraction;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	689a      	ldr	r2, [r3, #8]
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	431a      	orrs	r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	609a      	str	r2, [r3, #8]
}
 80063ee:	bf00      	nop
 80063f0:	3720      	adds	r7, #32
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bdb0      	pop	{r4, r5, r7, pc}
 80063f6:	bf00      	nop
 80063f8:	40300000 	.word	0x40300000

080063fc <usart_write_polling>:
{
	usart_2_handle.tx_buffer = (uint8_t*)&num;
	usart_write_polling(&usart_2_handle);
}
void usart_write_polling(usart_handle *p_usart_handle)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]

	//p_usart_handle->tx_buffer = tx_buffer_data;
	usart_tx_en(p_usart_handle->add_of_usartx);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4618      	mov	r0, r3
 800640a:	f000 f9ff 	bl	800680c <usart_tx_en>
	while (*p_usart_handle->tx_buffer != '\0')
 800640e:	e03d      	b.n	800648c <usart_write_polling+0x90>
	{
		// 8 bit data len
		// 9 bit data len
		while ( get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_TXE) == 0);
 8006410:	bf00      	nop
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2180      	movs	r1, #128	@ 0x80
 8006418:	4618      	mov	r0, r3
 800641a:	f000 f8a6 	bl	800656a <get_flag_status>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d0f6      	beq.n	8006412 <usart_write_polling+0x16>

		if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_9BITS)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	791b      	ldrb	r3, [r3, #4]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d120      	bne.n	800646e <usart_write_polling+0x72>
		{
			// IF Parity DISABLED
			if (p_usart_handle->usart_configuration.parity_control == USART_PARITY_DISABLE)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d110      	bne.n	8006456 <usart_write_polling+0x5a>
			{
				//*pData = buffer;
				p_usart_handle->add_of_usartx->DR = (*p_usart_handle->tx_buffer & (uint16_t)0x1FF);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	695b      	ldr	r3, [r3, #20]
 8006438:	781a      	ldrb	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	605a      	str	r2, [r3, #4]
				p_usart_handle->tx_buffer++;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	1c5a      	adds	r2, r3, #1
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	615a      	str	r2, [r3, #20]
				p_usart_handle->tx_buffer++;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	1c5a      	adds	r2, r3, #1
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	615a      	str	r2, [r3, #20]
 8006454:	e01a      	b.n	800648c <usart_write_polling+0x90>
			}
			// IF Parity ENABLED
			else
			{
				p_usart_handle->add_of_usartx->DR = (*p_usart_handle->tx_buffer & (uint8_t)0xFF);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	781a      	ldrb	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	605a      	str	r2, [r3, #4]
				p_usart_handle->tx_buffer++;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	1c5a      	adds	r2, r3, #1
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	615a      	str	r2, [r3, #20]
 800646c:	e00e      	b.n	800648c <usart_write_polling+0x90>
			}
		}
		else if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_8BITS)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	791b      	ldrb	r3, [r3, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10a      	bne.n	800648c <usart_write_polling+0x90>
		{
			//p_usart_handle->add_of_usartx->DR = (*buffer & (uint8_t)0xFF);
			//temp_chara = (*buffer);
			// printable character anyhoe is 7-bits, So it doesnt matter if we handle the parity control.
			p_usart_handle->add_of_usartx->DR = *p_usart_handle->tx_buffer;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	781a      	ldrb	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	605a      	str	r2, [r3, #4]
			p_usart_handle->tx_buffer++;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	1c5a      	adds	r2, r3, #1
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	615a      	str	r2, [r3, #20]
	while (*p_usart_handle->tx_buffer != '\0')
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	695b      	ldr	r3, [r3, #20]
 8006490:	781b      	ldrb	r3, [r3, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1bc      	bne.n	8006410 <usart_write_polling+0x14>



	}
	// Wait till TC Got completed
	while (get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_TC) != 1);
 8006496:	bf00      	nop
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2140      	movs	r1, #64	@ 0x40
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 f863 	bl	800656a <get_flag_status>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d1f6      	bne.n	8006498 <usart_write_polling+0x9c>
	usart_tx_di(p_usart_handle->add_of_usartx);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 f9ca 	bl	8006848 <usart_tx_di>
}
 80064b4:	bf00      	nop
 80064b6:	3708      	adds	r7, #8
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <usart_en>:
		}
	}
}

void usart_en(usartx_regdef_t* p_usartx)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
	p_usartx->CR1 |= (1 << USART_CR1_EN);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	60da      	str	r2, [r3, #12]
}
 80064d0:	bf00      	nop
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bc80      	pop	{r7}
 80064d8:	4770      	bx	lr

080064da <config_stop_bit>:

void config_stop_bit(usartx_regdef_t* p_usartx, uint8_t stop_bits)
{
 80064da:	b480      	push	{r7}
 80064dc:	b083      	sub	sp, #12
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
 80064e2:	460b      	mov	r3, r1
 80064e4:	70fb      	strb	r3, [r7, #3]
	p_usartx->CR2 &=  ~(STOP_BIT_MASK());
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	611a      	str	r2, [r3, #16]
	p_usartx->CR2 |=  (stop_bits << USART_CR2_STOP_BIT);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	691a      	ldr	r2, [r3, #16]
 80064f6:	78fb      	ldrb	r3, [r7, #3]
 80064f8:	031b      	lsls	r3, r3, #12
 80064fa:	431a      	orrs	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	611a      	str	r2, [r3, #16]
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	bc80      	pop	{r7}
 8006508:	4770      	bx	lr

0800650a <config_data_word_len>:

void config_data_word_len(usartx_regdef_t* p_usartx, uint8_t data_word_len)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
 8006512:	460b      	mov	r3, r1
 8006514:	70fb      	strb	r3, [r7, #3]
	p_usartx->CR1 |= (data_word_len << USART_CR1_DATA_WORD_LEN);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	68da      	ldr	r2, [r3, #12]
 800651a:	78fb      	ldrb	r3, [r7, #3]
 800651c:	031b      	lsls	r3, r3, #12
 800651e:	431a      	orrs	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	60da      	str	r2, [r3, #12]
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	bc80      	pop	{r7}
 800652c:	4770      	bx	lr

0800652e <config_parity>:

void config_parity(usartx_regdef_t* p_usartx, uint8_t parity_type)
{
 800652e:	b480      	push	{r7}
 8006530:	b083      	sub	sp, #12
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
 8006536:	460b      	mov	r3, r1
 8006538:	70fb      	strb	r3, [r7, #3]
	if (parity_type == USART_PARITY_EN_EVEN)
 800653a:	78fb      	ldrb	r3, [r7, #3]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d106      	bne.n	800654e <config_parity+0x20>
	{
		p_usartx->CR1 |= (1 << USART_CR1_PARITY_CONTROL_EN); // Enabled the Parity Control, Even Parity Bydefault Selected.
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	60da      	str	r2, [r3, #12]
	}
	else if(parity_type == USART_PARITY_EN_ODD)
	{
		p_usartx->CR1 |= ( (1 << USART_CR1_PARITY_CONTROL_EN) | (1 << USART_CR1_PARITY_SELECT) );
	}
}
 800654c:	e008      	b.n	8006560 <config_parity+0x32>
	else if(parity_type == USART_PARITY_EN_ODD)
 800654e:	78fb      	ldrb	r3, [r7, #3]
 8006550:	2b02      	cmp	r3, #2
 8006552:	d105      	bne.n	8006560 <config_parity+0x32>
		p_usartx->CR1 |= ( (1 << USART_CR1_PARITY_CONTROL_EN) | (1 << USART_CR1_PARITY_SELECT) );
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	f443 62c0 	orr.w	r2, r3, #1536	@ 0x600
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	60da      	str	r2, [r3, #12]
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	bc80      	pop	{r7}
 8006568:	4770      	bx	lr

0800656a <get_flag_status>:
		p_usartx->CR1 |= ( (1 << USART_CR1_TX_EN) | (1 << USART_CR1_RX_EN) );
	}
}

uint8_t get_flag_status(usartx_regdef_t *p_usartx, uint8_t flag)
{
 800656a:	b480      	push	{r7}
 800656c:	b083      	sub	sp, #12
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
 8006572:	460b      	mov	r3, r1
 8006574:	70fb      	strb	r3, [r7, #3]
	if (p_usartx->SR & flag)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	78fb      	ldrb	r3, [r7, #3]
 800657c:	4013      	ands	r3, r2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d001      	beq.n	8006586 <get_flag_status+0x1c>
	{
		return 1;
 8006582:	2301      	movs	r3, #1
 8006584:	e000      	b.n	8006588 <get_flag_status+0x1e>
	}
	else
	{
		return 0;
 8006586:	2300      	movs	r3, #0
	}
}
 8006588:	4618      	mov	r0, r3
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	bc80      	pop	{r7}
 8006590:	4770      	bx	lr

08006592 <usart_read_interrupt>:
	p_usartx->CR1 |= (1 << USART_CR1_TXE_INTEERUPT_EN)| (1 << USART_CR1_TC_INTERRUPT_EN);
	nvic_en_irq(USART2_Global_IRQn);
}

void usart_read_interrupt(usart_handle *p_usart_handle,uint8_t *p_data, uint8_t size)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b084      	sub	sp, #16
 8006596:	af00      	add	r7, sp, #0
 8006598:	60f8      	str	r0, [r7, #12]
 800659a:	60b9      	str	r1, [r7, #8]
 800659c:	4613      	mov	r3, r2
 800659e:	71fb      	strb	r3, [r7, #7]
	// init the interrupt at usart level
	p_usart_handle->rx_buffer = p_data;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	619a      	str	r2, [r3, #24]
	p_usart_handle->rx_len = size;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	79fa      	ldrb	r2, [r7, #7]
 80065aa:	775a      	strb	r2, [r3, #29]
	p_usart_handle->add_of_usartx->CR1 |= (1 << USART_CR1_RXNE_INTERRUPT_EN);// | (1 << USART_CR1_TC_INTERRUPT_EN) );
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68da      	ldr	r2, [r3, #12]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0220 	orr.w	r2, r2, #32
 80065ba:	60da      	str	r2, [r3, #12]
	// init the interrupt at NVIC level. TO DO: Implement the function for this
	nvic_en_irq(USART2_Global_IRQn);
 80065bc:	2026      	movs	r0, #38	@ 0x26
 80065be:	f7ff fdf7 	bl	80061b0 <nvic_en_irq>

}
 80065c2:	bf00      	nop
 80065c4:	3710      	adds	r7, #16
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
	...

080065cc <register_uart_callback>:

void register_uart_callback(uart_callback_t callback)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
	callback_rx_data = callback;
 80065d4:	4a03      	ldr	r2, [pc, #12]	@ (80065e4 <register_uart_callback+0x18>)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6013      	str	r3, [r2, #0]
}
 80065da:	bf00      	nop
 80065dc:	370c      	adds	r7, #12
 80065de:	46bd      	mov	sp, r7
 80065e0:	bc80      	pop	{r7}
 80065e2:	4770      	bx	lr
 80065e4:	2000059c 	.word	0x2000059c

080065e8 <usart_interrupt_handling>:

void usart_interrupt_handling(usart_handle *p_usart_handle)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
	if (get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_TC) == 1)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2140      	movs	r1, #64	@ 0x40
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7ff ffb7 	bl	800656a <get_flag_status>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d128      	bne.n	8006654 <usart_interrupt_handling+0x6c>
	{
		tc_buffer[tc_buffer_index++] = *(p_usart_handle->tx_buffer);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	695a      	ldr	r2, [r3, #20]
 8006606:	4b7c      	ldr	r3, [pc, #496]	@ (80067f8 <usart_interrupt_handling+0x210>)
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	1c59      	adds	r1, r3, #1
 800660c:	b2c8      	uxtb	r0, r1
 800660e:	497a      	ldr	r1, [pc, #488]	@ (80067f8 <usart_interrupt_handling+0x210>)
 8006610:	7008      	strb	r0, [r1, #0]
 8006612:	4619      	mov	r1, r3
 8006614:	7812      	ldrb	r2, [r2, #0]
 8006616:	4b79      	ldr	r3, [pc, #484]	@ (80067fc <usart_interrupt_handling+0x214>)
 8006618:	545a      	strb	r2, [r3, r1]
		if (*(p_usart_handle->tx_buffer) == '\0')
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d117      	bne.n	8006654 <usart_interrupt_handling+0x6c>
		{
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_TXE_INTEERUPT_EN);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68da      	ldr	r2, [r3, #12]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006632:	60da      	str	r2, [r3, #12]
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_TC_INTERRUPT_EN);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006642:	60da      	str	r2, [r3, #12]
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_TX_EN);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68da      	ldr	r2, [r3, #12]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f022 0208 	bic.w	r2, r2, #8
 8006652:	60da      	str	r2, [r3, #12]
		}
	}
	if (get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_TXE) == 1)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2180      	movs	r1, #128	@ 0x80
 800665a:	4618      	mov	r0, r3
 800665c:	f7ff ff85 	bl	800656a <get_flag_status>
 8006660:	4603      	mov	r3, r0
 8006662:	2b01      	cmp	r3, #1
 8006664:	d158      	bne.n	8006718 <usart_interrupt_handling+0x130>
	{
		txe_counter++;
 8006666:	4b66      	ldr	r3, [pc, #408]	@ (8006800 <usart_interrupt_handling+0x218>)
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	3301      	adds	r3, #1
 800666c:	b2da      	uxtb	r2, r3
 800666e:	4b64      	ldr	r3, [pc, #400]	@ (8006800 <usart_interrupt_handling+0x218>)
 8006670:	701a      	strb	r2, [r3, #0]
		txe_buffer[txe_buffer_index++] = *(p_usart_handle->tx_buffer);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	695a      	ldr	r2, [r3, #20]
 8006676:	4b63      	ldr	r3, [pc, #396]	@ (8006804 <usart_interrupt_handling+0x21c>)
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	1c59      	adds	r1, r3, #1
 800667c:	b2c8      	uxtb	r0, r1
 800667e:	4961      	ldr	r1, [pc, #388]	@ (8006804 <usart_interrupt_handling+0x21c>)
 8006680:	7008      	strb	r0, [r1, #0]
 8006682:	4619      	mov	r1, r3
 8006684:	7812      	ldrb	r2, [r2, #0]
 8006686:	4b60      	ldr	r3, [pc, #384]	@ (8006808 <usart_interrupt_handling+0x220>)
 8006688:	545a      	strb	r2, [r3, r1]
		if (*(p_usart_handle->tx_buffer) != '\0')
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	695b      	ldr	r3, [r3, #20]
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d039      	beq.n	8006708 <usart_interrupt_handling+0x120>
		{
			if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_9BITS)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	791b      	ldrb	r3, [r3, #4]
 8006698:	2b01      	cmp	r3, #1
 800669a:	d125      	bne.n	80066e8 <usart_interrupt_handling+0x100>
			{
				// IF Parity DISABLED
				if (p_usart_handle->usart_configuration.parity_control == USART_PARITY_DISABLE)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d115      	bne.n	80066d0 <usart_interrupt_handling+0xe8>
				{
					uint16_t *p_data = (uint16_t*)p_usart_handle->tx_buffer;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	60fb      	str	r3, [r7, #12]
					p_usart_handle->add_of_usartx->DR = (*(p_data) & (uint16_t)0x1FF);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	881b      	ldrh	r3, [r3, #0]
 80066ae:	461a      	mov	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066b8:	605a      	str	r2, [r3, #4]
					p_usart_handle->tx_buffer++;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	1c5a      	adds	r2, r3, #1
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	615a      	str	r2, [r3, #20]
					p_usart_handle->tx_buffer++;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	695b      	ldr	r3, [r3, #20]
 80066c8:	1c5a      	adds	r2, r3, #1
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	615a      	str	r2, [r3, #20]
 80066ce:	e023      	b.n	8006718 <usart_interrupt_handling+0x130>
				}
				// IF Parity ENABLED
				else
				{
					p_usart_handle->add_of_usartx->DR = (*(p_usart_handle->tx_buffer) & (uint8_t)0xFF);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	695b      	ldr	r3, [r3, #20]
 80066d4:	781a      	ldrb	r2, [r3, #0]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	605a      	str	r2, [r3, #4]
					p_usart_handle->tx_buffer++;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	695b      	ldr	r3, [r3, #20]
 80066e0:	1c5a      	adds	r2, r3, #1
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	615a      	str	r2, [r3, #20]
 80066e6:	e017      	b.n	8006718 <usart_interrupt_handling+0x130>
				}
			}
			else if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_8BITS)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	791b      	ldrb	r3, [r3, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d113      	bne.n	8006718 <usart_interrupt_handling+0x130>
			{
				p_usart_handle->add_of_usartx->DR = (*p_usart_handle->tx_buffer);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	781a      	ldrb	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	605a      	str	r2, [r3, #4]
				p_usart_handle->tx_buffer++;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	695b      	ldr	r3, [r3, #20]
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	615a      	str	r2, [r3, #20]
 8006706:	e007      	b.n	8006718 <usart_interrupt_handling+0x130>
			}
		}
		else
		{
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_TXE_INTEERUPT_EN);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68da      	ldr	r2, [r3, #12]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006716:	60da      	str	r2, [r3, #12]
		}
	}
	if (get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_RXNE) == 1)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2120      	movs	r1, #32
 800671e:	4618      	mov	r0, r3
 8006720:	f7ff ff23 	bl	800656a <get_flag_status>
 8006724:	4603      	mov	r3, r0
 8006726:	2b01      	cmp	r3, #1
 8006728:	d161      	bne.n	80067ee <usart_interrupt_handling+0x206>
	{
		if (p_usart_handle->rx_len > 0)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	7f5b      	ldrb	r3, [r3, #29]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d051      	beq.n	80067d6 <usart_interrupt_handling+0x1ee>
		{
			if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_9BITS)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	791b      	ldrb	r3, [r3, #4]
 8006736:	2b01      	cmp	r3, #1
 8006738:	d125      	bne.n	8006786 <usart_interrupt_handling+0x19e>
			{
				if (p_usart_handle->usart_configuration.parity_control == USART_PARITY_DISABLE)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d114      	bne.n	800676c <usart_interrupt_handling+0x184>
				{
					//*((uint16_t*)(p_usart_handle->rx_buffer)) = ((uint16_t*)(p_usart_handle->add_of_usartx->DR & 0x1FF));
					*((uint16_t*)(p_usart_handle->rx_buffer)) = (p_usart_handle->add_of_usartx->DR & 0x1FF);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	b29a      	uxth	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	699b      	ldr	r3, [r3, #24]
 800674e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006752:	b292      	uxth	r2, r2
 8006754:	801a      	strh	r2, [r3, #0]
					p_usart_handle->rx_buffer++;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	1c5a      	adds	r2, r3, #1
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	619a      	str	r2, [r3, #24]
					p_usart_handle->rx_buffer++;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	1c5a      	adds	r2, r3, #1
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	619a      	str	r2, [r3, #24]
		{
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_RXNE_INTERRUPT_EN);
			// callback
		}
	}
}
 800676a:	e040      	b.n	80067ee <usart_interrupt_handling+0x206>
					*(p_usart_handle->rx_buffer) = (p_usart_handle->add_of_usartx->DR & 0xFF);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	b2d2      	uxtb	r2, r2
 8006778:	701a      	strb	r2, [r3, #0]
					p_usart_handle->rx_buffer++;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	699b      	ldr	r3, [r3, #24]
 800677e:	1c5a      	adds	r2, r3, #1
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	619a      	str	r2, [r3, #24]
}
 8006784:	e033      	b.n	80067ee <usart_interrupt_handling+0x206>
			else if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_8BITS)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	791b      	ldrb	r3, [r3, #4]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d12f      	bne.n	80067ee <usart_interrupt_handling+0x206>
				if (p_usart_handle->usart_configuration.parity_control == USART_PARITY_DISABLE)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	68db      	ldr	r3, [r3, #12]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d112      	bne.n	80067bc <usart_interrupt_handling+0x1d4>
					*(p_usart_handle->rx_buffer) = (p_usart_handle->add_of_usartx->DR & 0xFF);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685a      	ldr	r2, [r3, #4]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	699b      	ldr	r3, [r3, #24]
 80067a0:	b2d2      	uxtb	r2, r2
 80067a2:	701a      	strb	r2, [r3, #0]
					p_usart_handle->rx_buffer++;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	1c5a      	adds	r2, r3, #1
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	619a      	str	r2, [r3, #24]
					p_usart_handle->rx_len--;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	7f5b      	ldrb	r3, [r3, #29]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	b2da      	uxtb	r2, r3
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	775a      	strb	r2, [r3, #29]
}
 80067ba:	e018      	b.n	80067ee <usart_interrupt_handling+0x206>
					*(p_usart_handle->rx_buffer) = (p_usart_handle->add_of_usartx->DR & 0xFF);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	685a      	ldr	r2, [r3, #4]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	b2d2      	uxtb	r2, r2
 80067c8:	701a      	strb	r2, [r3, #0]
					p_usart_handle->rx_buffer++;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	699b      	ldr	r3, [r3, #24]
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	619a      	str	r2, [r3, #24]
}
 80067d4:	e00b      	b.n	80067ee <usart_interrupt_handling+0x206>
		else if (p_usart_handle->rx_len == 0)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	7f5b      	ldrb	r3, [r3, #29]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d107      	bne.n	80067ee <usart_interrupt_handling+0x206>
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_RXNE_INTERRUPT_EN);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68da      	ldr	r2, [r3, #12]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f022 0220 	bic.w	r2, r2, #32
 80067ec:	60da      	str	r2, [r3, #12]
}
 80067ee:	bf00      	nop
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	20000520 	.word	0x20000520
 80067fc:	200004d0 	.word	0x200004d0
 8006800:	20000598 	.word	0x20000598
 8006804:	20000574 	.word	0x20000574
 8006808:	20000524 	.word	0x20000524

0800680c <usart_tx_en>:

void usart_tx_en(usartx_regdef_t *p_usartx)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
	p_usartx->CR1 |= (1 << USART_CR1_TX_EN);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	68db      	ldr	r3, [r3, #12]
 8006818:	f043 0208 	orr.w	r2, r3, #8
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	60da      	str	r2, [r3, #12]
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr

0800682a <usart_rx_en>:

void usart_rx_en(usartx_regdef_t *p_usartx)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
	p_usartx->CR1 |= (1 << USART_CR1_RX_EN);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	f043 0204 	orr.w	r2, r3, #4
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	60da      	str	r2, [r3, #12]
}
 800683e:	bf00      	nop
 8006840:	370c      	adds	r7, #12
 8006842:	46bd      	mov	sp, r7
 8006844:	bc80      	pop	{r7}
 8006846:	4770      	bx	lr

08006848 <usart_tx_di>:

void usart_tx_di(usartx_regdef_t *p_usartx)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
	p_usartx->CR1 &= ~(1 << USART_CR1_TX_EN);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	f023 0208 	bic.w	r2, r3, #8
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	60da      	str	r2, [r3, #12]
}
 800685c:	bf00      	nop
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	bc80      	pop	{r7}
 8006864:	4770      	bx	lr
	...

08006868 <usart_dma_mode_en_di>:
{
	p_usartx->CR1 &= ~(1 << USART_CR1_RX_EN);
}

void usart_dma_mode_en_di(usartx_regdef_t *p_usartx,uint8_t en_di)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	460b      	mov	r3, r1
 8006872:	70fb      	strb	r3, [r7, #3]
	switch(en_di){
 8006874:	78fb      	ldrb	r3, [r7, #3]
 8006876:	2b03      	cmp	r3, #3
 8006878:	d826      	bhi.n	80068c8 <usart_dma_mode_en_di+0x60>
 800687a:	a201      	add	r2, pc, #4	@ (adr r2, 8006880 <usart_dma_mode_en_di+0x18>)
 800687c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006880:	08006891 	.word	0x08006891
 8006884:	0800689f 	.word	0x0800689f
 8006888:	080068ad 	.word	0x080068ad
 800688c:	080068bb 	.word	0x080068bb
	case USARTx_DMA_TRANSMITTER_EN:
		p_usartx->CR3 |= USARTx_DMA_TRANSMITTER_EN_POS;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	695b      	ldr	r3, [r3, #20]
 8006894:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	615a      	str	r2, [r3, #20]
		break;
 800689c:	e014      	b.n	80068c8 <usart_dma_mode_en_di+0x60>
	case USARTx_DMA_TRANSMITTER_DI:
		p_usartx->CR3 &= USARTx_DMA_TRANSMITTER_DI_POS;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	615a      	str	r2, [r3, #20]
		break;
 80068aa:	e00d      	b.n	80068c8 <usart_dma_mode_en_di+0x60>
	case USARTx_DMA_RECEIVER_EN:
		p_usartx->CR3 |= USARTx_DMA_RECEIVER_EN_POS;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	695b      	ldr	r3, [r3, #20]
 80068b0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	615a      	str	r2, [r3, #20]
		break;
 80068b8:	e006      	b.n	80068c8 <usart_dma_mode_en_di+0x60>
	case USARTx_DMA_RECEIVER_DI:
		p_usartx->CR3 &= USARTx_DMA_RECEIVER_DI_POS;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	695b      	ldr	r3, [r3, #20]
 80068be:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	615a      	str	r2, [r3, #20]
		break;
 80068c6:	bf00      	nop
	}
}
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bc80      	pop	{r7}
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop

080068d4 <USART2_IRQHandler>:
	dma_channel_en(DMA1,7,1);


}
void USART2_IRQHandler(void)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	af00      	add	r7, sp, #0
	usart_interrupt_handling(&usart_2_handle);
 80068d8:	4802      	ldr	r0, [pc, #8]	@ (80068e4 <USART2_IRQHandler+0x10>)
 80068da:	f7ff fe85 	bl	80065e8 <usart_interrupt_handling>
}
 80068de:	bf00      	nop
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	20000578 	.word	0x20000578

080068e8 <mcu_init>:
 *      Author: Prashant Ajabe
 */
#include "common.h"

void mcu_init(void)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	af00      	add	r7, sp, #0
	clock_init();
 80068ec:	f7ff f8e4 	bl	8005ab8 <clock_init>
	SCB->VTOR = 0x08004000;
 80068f0:	4b08      	ldr	r3, [pc, #32]	@ (8006914 <mcu_init+0x2c>)
 80068f2:	4a09      	ldr	r2, [pc, #36]	@ (8006918 <mcu_init+0x30>)
 80068f4:	609a      	str	r2, [r3, #8]
	io_init();
 80068f6:	f7ff fb1d 	bl	8005f34 <io_init>

	uart_x_configure_parameter(&usart_2_handle);
 80068fa:	4808      	ldr	r0, [pc, #32]	@ (800691c <mcu_init+0x34>)
 80068fc:	f7ff fcb0 	bl	8006260 <uart_x_configure_parameter>
	usart_init(&usart_2_handle);
 8006900:	4806      	ldr	r0, [pc, #24]	@ (800691c <mcu_init+0x34>)
 8006902:	f7ff fcd5 	bl	80062b0 <usart_init>

	hal_can_init(&can_configuration);
 8006906:	4806      	ldr	r0, [pc, #24]	@ (8006920 <mcu_init+0x38>)
 8006908:	f7fe fd00 	bl	800530c <hal_can_init>

	systick_init();
 800690c:	f7ff fc6c 	bl	80061e8 <systick_init>

}
 8006910:	bf00      	nop
 8006912:	bd80      	pop	{r7, pc}
 8006914:	e000ed00 	.word	0xe000ed00
 8006918:	08004000 	.word	0x08004000
 800691c:	20000578 	.word	0x20000578
 8006920:	200002bc 	.word	0x200002bc

08006924 <round_off>:

uint32_t round_off(float number)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b086      	sub	sp, #24
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
	float fraction;
	uint8_t carry;
	uint32_t realPart = (int)number;
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f7fe fb43 	bl	8004fb8 <__aeabi_f2iz>
 8006932:	4603      	mov	r3, r0
 8006934:	613b      	str	r3, [r7, #16]
	fraction = number - (int)number;
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f7fe fb3e 	bl	8004fb8 <__aeabi_f2iz>
 800693c:	4603      	mov	r3, r0
 800693e:	4618      	mov	r0, r3
 8006940:	f7fe fa70 	bl	8004e24 <__aeabi_i2f>
 8006944:	4603      	mov	r3, r0
 8006946:	4619      	mov	r1, r3
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f7fe f9b5 	bl	8004cb8 <__aeabi_fsub>
 800694e:	4603      	mov	r3, r0
 8006950:	60fb      	str	r3, [r7, #12]
	if (fraction < 0.50)
 8006952:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	f7fe fb06 	bl	8004f68 <__aeabi_fcmplt>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d002      	beq.n	8006968 <round_off+0x44>
	{
		carry = 0;
 8006962:	2300      	movs	r3, #0
 8006964:	75fb      	strb	r3, [r7, #23]
 8006966:	e009      	b.n	800697c <round_off+0x58>
	}
	else if (fraction >= 0.50)
 8006968:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f7fe fb0f 	bl	8004f90 <__aeabi_fcmpge>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d001      	beq.n	800697c <round_off+0x58>
	{
		carry = 1;
 8006978:	2301      	movs	r3, #1
 800697a:	75fb      	strb	r3, [r7, #23]
	}

	return (realPart + (uint32_t)carry);
 800697c:	7dfa      	ldrb	r2, [r7, #23]
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	4413      	add	r3, r2
}
 8006982:	4618      	mov	r0, r3
 8006984:	3718      	adds	r7, #24
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
	...

0800698c <print_msg>:


void print_msg(char* format,...)
{
 800698c:	b40f      	push	{r0, r1, r2, r3}
 800698e:	b580      	push	{r7, lr}
 8006990:	b096      	sub	sp, #88	@ 0x58
 8006992:	af00      	add	r7, sp, #0
	char str[80];
	va_list args;
	va_start(args,format);
 8006994:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8006998:	607b      	str	r3, [r7, #4]
	vsprintf(str,format,args);
 800699a:	f107 0308 	add.w	r3, r7, #8
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80069a2:	4618      	mov	r0, r3
 80069a4:	f000 ff0a 	bl	80077bc <vsiprintf>
	usart_2_handle.tx_buffer = &(str);
 80069a8:	4a06      	ldr	r2, [pc, #24]	@ (80069c4 <print_msg+0x38>)
 80069aa:	f107 0308 	add.w	r3, r7, #8
 80069ae:	6153      	str	r3, [r2, #20]
	usart_write_polling(&usart_2_handle);
 80069b0:	4804      	ldr	r0, [pc, #16]	@ (80069c4 <print_msg+0x38>)
 80069b2:	f7ff fd23 	bl	80063fc <usart_write_polling>
}
 80069b6:	bf00      	nop
 80069b8:	3758      	adds	r7, #88	@ 0x58
 80069ba:	46bd      	mov	sp, r7
 80069bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80069c0:	b004      	add	sp, #16
 80069c2:	4770      	bx	lr
 80069c4:	20000578 	.word	0x20000578

080069c8 <app_rx0_handler>:
 */

#include "app.h"

void app_rx0_handler(const can_rx_frame_t* msg)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
	print_msg("ID:0x%x \r\n",msg->id);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	4619      	mov	r1, r3
 80069d6:	4813      	ldr	r0, [pc, #76]	@ (8006a24 <app_rx0_handler+0x5c>)
 80069d8:	f7ff ffd8 	bl	800698c <print_msg>

	print_msg("INDEX:0x%x \r\n",msg->filter_match_index);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	795b      	ldrb	r3, [r3, #5]
 80069e0:	4619      	mov	r1, r3
 80069e2:	4811      	ldr	r0, [pc, #68]	@ (8006a28 <app_rx0_handler+0x60>)
 80069e4:	f7ff ffd2 	bl	800698c <print_msg>

	print_msg("Data: ");
 80069e8:	4810      	ldr	r0, [pc, #64]	@ (8006a2c <app_rx0_handler+0x64>)
 80069ea:	f7ff ffcf 	bl	800698c <print_msg>
	for(uint8_t i = 0; i < msg->length;i++)
 80069ee:	2300      	movs	r3, #0
 80069f0:	73fb      	strb	r3, [r7, #15]
 80069f2:	e00a      	b.n	8006a0a <app_rx0_handler+0x42>
	{
		print_msg("%c",msg->data_8[i]);
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	4413      	add	r3, r2
 80069fa:	7b1b      	ldrb	r3, [r3, #12]
 80069fc:	4619      	mov	r1, r3
 80069fe:	480c      	ldr	r0, [pc, #48]	@ (8006a30 <app_rx0_handler+0x68>)
 8006a00:	f7ff ffc4 	bl	800698c <print_msg>
	for(uint8_t i = 0; i < msg->length;i++)
 8006a04:	7bfb      	ldrb	r3, [r7, #15]
 8006a06:	3301      	adds	r3, #1
 8006a08:	73fb      	strb	r3, [r7, #15]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	791b      	ldrb	r3, [r3, #4]
 8006a0e:	7bfa      	ldrb	r2, [r7, #15]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d3ef      	bcc.n	80069f4 <app_rx0_handler+0x2c>
	}
	print_msg("\r\n");
 8006a14:	4807      	ldr	r0, [pc, #28]	@ (8006a34 <app_rx0_handler+0x6c>)
 8006a16:	f7ff ffb9 	bl	800698c <print_msg>
}
 8006a1a:	bf00      	nop
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	08009990 	.word	0x08009990
 8006a28:	0800999c 	.word	0x0800999c
 8006a2c:	080099ac 	.word	0x080099ac
 8006a30:	080099b4 	.word	0x080099b4
 8006a34:	080099b8 	.word	0x080099b8

08006a38 <app_uart_rx_handler>:


void app_uart_rx_handler(uint8_t* rx_data)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
	while(*rx_data != 0)
 8006a40:	e007      	b.n	8006a52 <app_uart_rx_handler+0x1a>
	{
		print_msg("%c",*rx_data++);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	1c5a      	adds	r2, r3, #1
 8006a46:	607a      	str	r2, [r7, #4]
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	4806      	ldr	r0, [pc, #24]	@ (8006a68 <app_uart_rx_handler+0x30>)
 8006a4e:	f7ff ff9d 	bl	800698c <print_msg>
	while(*rx_data != 0)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d1f3      	bne.n	8006a42 <app_uart_rx_handler+0xa>
	}
	print_msg("\r\n");
 8006a5a:	4804      	ldr	r0, [pc, #16]	@ (8006a6c <app_uart_rx_handler+0x34>)
 8006a5c:	f7ff ff96 	bl	800698c <print_msg>
}
 8006a60:	bf00      	nop
 8006a62:	3708      	adds	r7, #8
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	080099b4 	.word	0x080099b4
 8006a6c:	080099b8 	.word	0x080099b8

08006a70 <main>:
#define LED_TOGGLE()        io_toggle(IO_TEST_LED)



int main(void)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
	float temp = 100.0;
 8006a76:	4b16      	ldr	r3, [pc, #88]	@ (8006ad0 <main+0x60>)
 8006a78:	60bb      	str	r3, [r7, #8]
	mcu_init();
 8006a7a:	f7ff ff35 	bl	80068e8 <mcu_init>

	uint32_t base_addr = SCB->VTOR;
 8006a7e:	4b15      	ldr	r3, [pc, #84]	@ (8006ad4 <main+0x64>)
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	607b      	str	r3, [r7, #4]
	print_msg("Base Addr: %x \r\n",base_addr);
 8006a84:	6879      	ldr	r1, [r7, #4]
 8006a86:	4814      	ldr	r0, [pc, #80]	@ (8006ad8 <main+0x68>)
 8006a88:	f7ff ff80 	bl	800698c <print_msg>
	register_rx0_callback(app_rx0_handler);
 8006a8c:	4813      	ldr	r0, [pc, #76]	@ (8006adc <main+0x6c>)
 8006a8e:	f7fe ffe3 	bl	8005a58 <register_rx0_callback>
	register_uart_callback(app_uart_rx_handler);
 8006a92:	4813      	ldr	r0, [pc, #76]	@ (8006ae0 <main+0x70>)
 8006a94:	f7ff fd9a 	bl	80065cc <register_uart_callback>

	//sprintf(tx_buffer_data,"EMBEDDED");
	//hal_can_transmit(CAN1,&tx_buffer_data,8,0,0,0x2A);
	for(uint32_t i = 0; i < 100000;i++);
 8006a98:	2300      	movs	r3, #0
 8006a9a:	60fb      	str	r3, [r7, #12]
 8006a9c:	e002      	b.n	8006aa4 <main+0x34>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	60fb      	str	r3, [r7, #12]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	4a0f      	ldr	r2, [pc, #60]	@ (8006ae4 <main+0x74>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d9f8      	bls.n	8006a9e <main+0x2e>
	usart_read_interrupt(&usart_2_handle,rx_buffer_data,5);
 8006aac:	2205      	movs	r2, #5
 8006aae:	490e      	ldr	r1, [pc, #56]	@ (8006ae8 <main+0x78>)
 8006ab0:	480e      	ldr	r0, [pc, #56]	@ (8006aec <main+0x7c>)
 8006ab2:	f7ff fd6e 	bl	8006592 <usart_read_interrupt>
//		for (uint8_t i = 0; i < 5;i++)
//		{
//			print_msg("received data:%d",rx_buffer_data[i]);
//		}

		if (counter_led_toggle >= 1000)
 8006ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8006af0 <main+0x80>)
 8006ab8:	881b      	ldrh	r3, [r3, #0]
 8006aba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006abe:	d3fa      	bcc.n	8006ab6 <main+0x46>
		{
			counter_led_toggle = 0;
 8006ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8006af0 <main+0x80>)
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	801a      	strh	r2, [r3, #0]
			LED_TOGGLE();
 8006ac6:	202d      	movs	r0, #45	@ 0x2d
 8006ac8:	f7ff fb30 	bl	800612c <io_toggle>
		if (counter_led_toggle >= 1000)
 8006acc:	e7f3      	b.n	8006ab6 <main+0x46>
 8006ace:	bf00      	nop
 8006ad0:	42c80000 	.word	0x42c80000
 8006ad4:	e000ed00 	.word	0xe000ed00
 8006ad8:	080099bc 	.word	0x080099bc
 8006adc:	080069c9 	.word	0x080069c9
 8006ae0:	08006a39 	.word	0x08006a39
 8006ae4:	0001869f 	.word	0x0001869f
 8006ae8:	20000480 	.word	0x20000480
 8006aec:	20000578 	.word	0x20000578
 8006af0:	2000042a 	.word	0x2000042a

08006af4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006af4:	b480      	push	{r7}
 8006af6:	af00      	add	r7, sp, #0
	return 1;
 8006af8:	2301      	movs	r3, #1
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bc80      	pop	{r7}
 8006b00:	4770      	bx	lr

08006b02 <_kill>:

int _kill(int pid, int sig)
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b082      	sub	sp, #8
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
 8006b0a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006b0c:	f000 feb2 	bl	8007874 <__errno>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2216      	movs	r2, #22
 8006b14:	601a      	str	r2, [r3, #0]
	return -1;
 8006b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3708      	adds	r7, #8
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}

08006b22 <_exit>:

void _exit (int status)
{
 8006b22:	b580      	push	{r7, lr}
 8006b24:	b082      	sub	sp, #8
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006b2a:	f04f 31ff 	mov.w	r1, #4294967295
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f7ff ffe7 	bl	8006b02 <_kill>
	while (1) {}		/* Make sure we hang here */
 8006b34:	bf00      	nop
 8006b36:	e7fd      	b.n	8006b34 <_exit+0x12>

08006b38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b44:	2300      	movs	r3, #0
 8006b46:	617b      	str	r3, [r7, #20]
 8006b48:	e00a      	b.n	8006b60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006b4a:	f3af 8000 	nop.w
 8006b4e:	4601      	mov	r1, r0
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	1c5a      	adds	r2, r3, #1
 8006b54:	60ba      	str	r2, [r7, #8]
 8006b56:	b2ca      	uxtb	r2, r1
 8006b58:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	617b      	str	r3, [r7, #20]
 8006b60:	697a      	ldr	r2, [r7, #20]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	dbf0      	blt.n	8006b4a <_read+0x12>
	}

return len;
 8006b68:	687b      	ldr	r3, [r7, #4]
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3718      	adds	r7, #24
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b086      	sub	sp, #24
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	60f8      	str	r0, [r7, #12]
 8006b7a:	60b9      	str	r1, [r7, #8]
 8006b7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b7e:	2300      	movs	r3, #0
 8006b80:	617b      	str	r3, [r7, #20]
 8006b82:	e009      	b.n	8006b98 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	1c5a      	adds	r2, r3, #1
 8006b88:	60ba      	str	r2, [r7, #8]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	3301      	adds	r3, #1
 8006b96:	617b      	str	r3, [r7, #20]
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	dbf1      	blt.n	8006b84 <_write+0x12>
	}
	return len;
 8006ba0:	687b      	ldr	r3, [r7, #4]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3718      	adds	r7, #24
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <_close>:

int _close(int file)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b083      	sub	sp, #12
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
	return -1;
 8006bb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	370c      	adds	r7, #12
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bc80      	pop	{r7}
 8006bbe:	4770      	bx	lr

08006bc0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006bd0:	605a      	str	r2, [r3, #4]
	return 0;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bc80      	pop	{r7}
 8006bdc:	4770      	bx	lr

08006bde <_isatty>:

int _isatty(int file)
{
 8006bde:	b480      	push	{r7}
 8006be0:	b083      	sub	sp, #12
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
	return 1;
 8006be6:	2301      	movs	r3, #1
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bc80      	pop	{r7}
 8006bf0:	4770      	bx	lr

08006bf2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006bf2:	b480      	push	{r7}
 8006bf4:	b085      	sub	sp, #20
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	60f8      	str	r0, [r7, #12]
 8006bfa:	60b9      	str	r1, [r7, #8]
 8006bfc:	607a      	str	r2, [r7, #4]
	return 0;
 8006bfe:	2300      	movs	r3, #0
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3714      	adds	r7, #20
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bc80      	pop	{r7}
 8006c08:	4770      	bx	lr
	...

08006c0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b086      	sub	sp, #24
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006c14:	4a14      	ldr	r2, [pc, #80]	@ (8006c68 <_sbrk+0x5c>)
 8006c16:	4b15      	ldr	r3, [pc, #84]	@ (8006c6c <_sbrk+0x60>)
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006c20:	4b13      	ldr	r3, [pc, #76]	@ (8006c70 <_sbrk+0x64>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d102      	bne.n	8006c2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006c28:	4b11      	ldr	r3, [pc, #68]	@ (8006c70 <_sbrk+0x64>)
 8006c2a:	4a12      	ldr	r2, [pc, #72]	@ (8006c74 <_sbrk+0x68>)
 8006c2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006c2e:	4b10      	ldr	r3, [pc, #64]	@ (8006c70 <_sbrk+0x64>)
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4413      	add	r3, r2
 8006c36:	693a      	ldr	r2, [r7, #16]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d207      	bcs.n	8006c4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006c3c:	f000 fe1a 	bl	8007874 <__errno>
 8006c40:	4603      	mov	r3, r0
 8006c42:	220c      	movs	r2, #12
 8006c44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006c46:	f04f 33ff 	mov.w	r3, #4294967295
 8006c4a:	e009      	b.n	8006c60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006c4c:	4b08      	ldr	r3, [pc, #32]	@ (8006c70 <_sbrk+0x64>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006c52:	4b07      	ldr	r3, [pc, #28]	@ (8006c70 <_sbrk+0x64>)
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4413      	add	r3, r2
 8006c5a:	4a05      	ldr	r2, [pc, #20]	@ (8006c70 <_sbrk+0x64>)
 8006c5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3718      	adds	r7, #24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	20005000 	.word	0x20005000
 8006c6c:	00000400 	.word	0x00000400
 8006c70:	200005a0 	.word	0x200005a0
 8006c74:	200006f0 	.word	0x200006f0

08006c78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006c78:	480d      	ldr	r0, [pc, #52]	@ (8006cb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006c7a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006c7c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006c80:	480c      	ldr	r0, [pc, #48]	@ (8006cb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8006c82:	490d      	ldr	r1, [pc, #52]	@ (8006cb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006c84:	4a0d      	ldr	r2, [pc, #52]	@ (8006cbc <LoopForever+0xe>)
  movs r3, #0
 8006c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006c88:	e002      	b.n	8006c90 <LoopCopyDataInit>

08006c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006c8e:	3304      	adds	r3, #4

08006c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006c94:	d3f9      	bcc.n	8006c8a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006c96:	4a0a      	ldr	r2, [pc, #40]	@ (8006cc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006c98:	4c0a      	ldr	r4, [pc, #40]	@ (8006cc4 <LoopForever+0x16>)
  movs r3, #0
 8006c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006c9c:	e001      	b.n	8006ca2 <LoopFillZerobss>

08006c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006ca0:	3204      	adds	r2, #4

08006ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006ca4:	d3fb      	bcc.n	8006c9e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8006ca6:	f000 fdeb 	bl	8007880 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006caa:	f7ff fee1 	bl	8006a70 <main>

08006cae <LoopForever>:

LoopForever:
    b LoopForever
 8006cae:	e7fe      	b.n	8006cae <LoopForever>
  ldr   r0, =_estack
 8006cb0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8006cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006cb8:	2000028c 	.word	0x2000028c
  ldr r2, =_sidata
 8006cbc:	08009d50 	.word	0x08009d50
  ldr r2, =_sbss
 8006cc0:	2000028c 	.word	0x2000028c
  ldr r4, =_ebss
 8006cc4:	200006f0 	.word	0x200006f0

08006cc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006cc8:	e7fe      	b.n	8006cc8 <ADC1_2_IRQHandler>

08006cca <__cvt>:
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cd0:	461d      	mov	r5, r3
 8006cd2:	bfbb      	ittet	lt
 8006cd4:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006cd8:	461d      	movlt	r5, r3
 8006cda:	2300      	movge	r3, #0
 8006cdc:	232d      	movlt	r3, #45	@ 0x2d
 8006cde:	b088      	sub	sp, #32
 8006ce0:	4614      	mov	r4, r2
 8006ce2:	bfb8      	it	lt
 8006ce4:	4614      	movlt	r4, r2
 8006ce6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006ce8:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006cea:	7013      	strb	r3, [r2, #0]
 8006cec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006cee:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006cf2:	f023 0820 	bic.w	r8, r3, #32
 8006cf6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006cfa:	d005      	beq.n	8006d08 <__cvt+0x3e>
 8006cfc:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006d00:	d100      	bne.n	8006d04 <__cvt+0x3a>
 8006d02:	3601      	adds	r6, #1
 8006d04:	2302      	movs	r3, #2
 8006d06:	e000      	b.n	8006d0a <__cvt+0x40>
 8006d08:	2303      	movs	r3, #3
 8006d0a:	aa07      	add	r2, sp, #28
 8006d0c:	9204      	str	r2, [sp, #16]
 8006d0e:	aa06      	add	r2, sp, #24
 8006d10:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006d14:	e9cd 3600 	strd	r3, r6, [sp]
 8006d18:	4622      	mov	r2, r4
 8006d1a:	462b      	mov	r3, r5
 8006d1c:	f000 fe70 	bl	8007a00 <_dtoa_r>
 8006d20:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006d24:	4607      	mov	r7, r0
 8006d26:	d119      	bne.n	8006d5c <__cvt+0x92>
 8006d28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d2a:	07db      	lsls	r3, r3, #31
 8006d2c:	d50e      	bpl.n	8006d4c <__cvt+0x82>
 8006d2e:	eb00 0906 	add.w	r9, r0, r6
 8006d32:	2200      	movs	r2, #0
 8006d34:	2300      	movs	r3, #0
 8006d36:	4620      	mov	r0, r4
 8006d38:	4629      	mov	r1, r5
 8006d3a:	f7fd fef9 	bl	8004b30 <__aeabi_dcmpeq>
 8006d3e:	b108      	cbz	r0, 8006d44 <__cvt+0x7a>
 8006d40:	f8cd 901c 	str.w	r9, [sp, #28]
 8006d44:	2230      	movs	r2, #48	@ 0x30
 8006d46:	9b07      	ldr	r3, [sp, #28]
 8006d48:	454b      	cmp	r3, r9
 8006d4a:	d31e      	bcc.n	8006d8a <__cvt+0xc0>
 8006d4c:	4638      	mov	r0, r7
 8006d4e:	9b07      	ldr	r3, [sp, #28]
 8006d50:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006d52:	1bdb      	subs	r3, r3, r7
 8006d54:	6013      	str	r3, [r2, #0]
 8006d56:	b008      	add	sp, #32
 8006d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d60:	eb00 0906 	add.w	r9, r0, r6
 8006d64:	d1e5      	bne.n	8006d32 <__cvt+0x68>
 8006d66:	7803      	ldrb	r3, [r0, #0]
 8006d68:	2b30      	cmp	r3, #48	@ 0x30
 8006d6a:	d10a      	bne.n	8006d82 <__cvt+0xb8>
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	2300      	movs	r3, #0
 8006d70:	4620      	mov	r0, r4
 8006d72:	4629      	mov	r1, r5
 8006d74:	f7fd fedc 	bl	8004b30 <__aeabi_dcmpeq>
 8006d78:	b918      	cbnz	r0, 8006d82 <__cvt+0xb8>
 8006d7a:	f1c6 0601 	rsb	r6, r6, #1
 8006d7e:	f8ca 6000 	str.w	r6, [sl]
 8006d82:	f8da 3000 	ldr.w	r3, [sl]
 8006d86:	4499      	add	r9, r3
 8006d88:	e7d3      	b.n	8006d32 <__cvt+0x68>
 8006d8a:	1c59      	adds	r1, r3, #1
 8006d8c:	9107      	str	r1, [sp, #28]
 8006d8e:	701a      	strb	r2, [r3, #0]
 8006d90:	e7d9      	b.n	8006d46 <__cvt+0x7c>

08006d92 <__exponent>:
 8006d92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d94:	2900      	cmp	r1, #0
 8006d96:	bfb6      	itet	lt
 8006d98:	232d      	movlt	r3, #45	@ 0x2d
 8006d9a:	232b      	movge	r3, #43	@ 0x2b
 8006d9c:	4249      	neglt	r1, r1
 8006d9e:	2909      	cmp	r1, #9
 8006da0:	7002      	strb	r2, [r0, #0]
 8006da2:	7043      	strb	r3, [r0, #1]
 8006da4:	dd29      	ble.n	8006dfa <__exponent+0x68>
 8006da6:	f10d 0307 	add.w	r3, sp, #7
 8006daa:	461d      	mov	r5, r3
 8006dac:	270a      	movs	r7, #10
 8006dae:	fbb1 f6f7 	udiv	r6, r1, r7
 8006db2:	461a      	mov	r2, r3
 8006db4:	fb07 1416 	mls	r4, r7, r6, r1
 8006db8:	3430      	adds	r4, #48	@ 0x30
 8006dba:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006dbe:	460c      	mov	r4, r1
 8006dc0:	2c63      	cmp	r4, #99	@ 0x63
 8006dc2:	4631      	mov	r1, r6
 8006dc4:	f103 33ff 	add.w	r3, r3, #4294967295
 8006dc8:	dcf1      	bgt.n	8006dae <__exponent+0x1c>
 8006dca:	3130      	adds	r1, #48	@ 0x30
 8006dcc:	1e94      	subs	r4, r2, #2
 8006dce:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006dd2:	4623      	mov	r3, r4
 8006dd4:	1c41      	adds	r1, r0, #1
 8006dd6:	42ab      	cmp	r3, r5
 8006dd8:	d30a      	bcc.n	8006df0 <__exponent+0x5e>
 8006dda:	f10d 0309 	add.w	r3, sp, #9
 8006dde:	1a9b      	subs	r3, r3, r2
 8006de0:	42ac      	cmp	r4, r5
 8006de2:	bf88      	it	hi
 8006de4:	2300      	movhi	r3, #0
 8006de6:	3302      	adds	r3, #2
 8006de8:	4403      	add	r3, r0
 8006dea:	1a18      	subs	r0, r3, r0
 8006dec:	b003      	add	sp, #12
 8006dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006df0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006df4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006df8:	e7ed      	b.n	8006dd6 <__exponent+0x44>
 8006dfa:	2330      	movs	r3, #48	@ 0x30
 8006dfc:	3130      	adds	r1, #48	@ 0x30
 8006dfe:	7083      	strb	r3, [r0, #2]
 8006e00:	70c1      	strb	r1, [r0, #3]
 8006e02:	1d03      	adds	r3, r0, #4
 8006e04:	e7f1      	b.n	8006dea <__exponent+0x58>
	...

08006e08 <_printf_float>:
 8006e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e0c:	b091      	sub	sp, #68	@ 0x44
 8006e0e:	460c      	mov	r4, r1
 8006e10:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006e14:	4616      	mov	r6, r2
 8006e16:	461f      	mov	r7, r3
 8006e18:	4605      	mov	r5, r0
 8006e1a:	f000 fce1 	bl	80077e0 <_localeconv_r>
 8006e1e:	6803      	ldr	r3, [r0, #0]
 8006e20:	4618      	mov	r0, r3
 8006e22:	9308      	str	r3, [sp, #32]
 8006e24:	f7fd f9a4 	bl	8004170 <strlen>
 8006e28:	2300      	movs	r3, #0
 8006e2a:	930e      	str	r3, [sp, #56]	@ 0x38
 8006e2c:	f8d8 3000 	ldr.w	r3, [r8]
 8006e30:	9009      	str	r0, [sp, #36]	@ 0x24
 8006e32:	3307      	adds	r3, #7
 8006e34:	f023 0307 	bic.w	r3, r3, #7
 8006e38:	f103 0208 	add.w	r2, r3, #8
 8006e3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006e40:	f8d4 b000 	ldr.w	fp, [r4]
 8006e44:	f8c8 2000 	str.w	r2, [r8]
 8006e48:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e4c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006e50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e52:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006e56:	f04f 32ff 	mov.w	r2, #4294967295
 8006e5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e5e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006e62:	4b9c      	ldr	r3, [pc, #624]	@ (80070d4 <_printf_float+0x2cc>)
 8006e64:	f7fd fe96 	bl	8004b94 <__aeabi_dcmpun>
 8006e68:	bb70      	cbnz	r0, 8006ec8 <_printf_float+0xc0>
 8006e6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e72:	4b98      	ldr	r3, [pc, #608]	@ (80070d4 <_printf_float+0x2cc>)
 8006e74:	f7fd fe70 	bl	8004b58 <__aeabi_dcmple>
 8006e78:	bb30      	cbnz	r0, 8006ec8 <_printf_float+0xc0>
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	4640      	mov	r0, r8
 8006e80:	4649      	mov	r1, r9
 8006e82:	f7fd fe5f 	bl	8004b44 <__aeabi_dcmplt>
 8006e86:	b110      	cbz	r0, 8006e8e <_printf_float+0x86>
 8006e88:	232d      	movs	r3, #45	@ 0x2d
 8006e8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e8e:	4a92      	ldr	r2, [pc, #584]	@ (80070d8 <_printf_float+0x2d0>)
 8006e90:	4b92      	ldr	r3, [pc, #584]	@ (80070dc <_printf_float+0x2d4>)
 8006e92:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006e96:	bf94      	ite	ls
 8006e98:	4690      	movls	r8, r2
 8006e9a:	4698      	movhi	r8, r3
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	f04f 0900 	mov.w	r9, #0
 8006ea2:	6123      	str	r3, [r4, #16]
 8006ea4:	f02b 0304 	bic.w	r3, fp, #4
 8006ea8:	6023      	str	r3, [r4, #0]
 8006eaa:	4633      	mov	r3, r6
 8006eac:	4621      	mov	r1, r4
 8006eae:	4628      	mov	r0, r5
 8006eb0:	9700      	str	r7, [sp, #0]
 8006eb2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006eb4:	f000 f9d4 	bl	8007260 <_printf_common>
 8006eb8:	3001      	adds	r0, #1
 8006eba:	f040 8090 	bne.w	8006fde <_printf_float+0x1d6>
 8006ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec2:	b011      	add	sp, #68	@ 0x44
 8006ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ec8:	4642      	mov	r2, r8
 8006eca:	464b      	mov	r3, r9
 8006ecc:	4640      	mov	r0, r8
 8006ece:	4649      	mov	r1, r9
 8006ed0:	f7fd fe60 	bl	8004b94 <__aeabi_dcmpun>
 8006ed4:	b148      	cbz	r0, 8006eea <_printf_float+0xe2>
 8006ed6:	464b      	mov	r3, r9
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	bfb8      	it	lt
 8006edc:	232d      	movlt	r3, #45	@ 0x2d
 8006ede:	4a80      	ldr	r2, [pc, #512]	@ (80070e0 <_printf_float+0x2d8>)
 8006ee0:	bfb8      	it	lt
 8006ee2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006ee6:	4b7f      	ldr	r3, [pc, #508]	@ (80070e4 <_printf_float+0x2dc>)
 8006ee8:	e7d3      	b.n	8006e92 <_printf_float+0x8a>
 8006eea:	6863      	ldr	r3, [r4, #4]
 8006eec:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006ef0:	1c5a      	adds	r2, r3, #1
 8006ef2:	d13f      	bne.n	8006f74 <_printf_float+0x16c>
 8006ef4:	2306      	movs	r3, #6
 8006ef6:	6063      	str	r3, [r4, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006efe:	6023      	str	r3, [r4, #0]
 8006f00:	9206      	str	r2, [sp, #24]
 8006f02:	aa0e      	add	r2, sp, #56	@ 0x38
 8006f04:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006f08:	aa0d      	add	r2, sp, #52	@ 0x34
 8006f0a:	9203      	str	r2, [sp, #12]
 8006f0c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006f10:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006f14:	6863      	ldr	r3, [r4, #4]
 8006f16:	4642      	mov	r2, r8
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	464b      	mov	r3, r9
 8006f1e:	910a      	str	r1, [sp, #40]	@ 0x28
 8006f20:	f7ff fed3 	bl	8006cca <__cvt>
 8006f24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f26:	4680      	mov	r8, r0
 8006f28:	2947      	cmp	r1, #71	@ 0x47
 8006f2a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006f2c:	d128      	bne.n	8006f80 <_printf_float+0x178>
 8006f2e:	1cc8      	adds	r0, r1, #3
 8006f30:	db02      	blt.n	8006f38 <_printf_float+0x130>
 8006f32:	6863      	ldr	r3, [r4, #4]
 8006f34:	4299      	cmp	r1, r3
 8006f36:	dd40      	ble.n	8006fba <_printf_float+0x1b2>
 8006f38:	f1aa 0a02 	sub.w	sl, sl, #2
 8006f3c:	fa5f fa8a 	uxtb.w	sl, sl
 8006f40:	4652      	mov	r2, sl
 8006f42:	3901      	subs	r1, #1
 8006f44:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006f48:	910d      	str	r1, [sp, #52]	@ 0x34
 8006f4a:	f7ff ff22 	bl	8006d92 <__exponent>
 8006f4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f50:	4681      	mov	r9, r0
 8006f52:	1813      	adds	r3, r2, r0
 8006f54:	2a01      	cmp	r2, #1
 8006f56:	6123      	str	r3, [r4, #16]
 8006f58:	dc02      	bgt.n	8006f60 <_printf_float+0x158>
 8006f5a:	6822      	ldr	r2, [r4, #0]
 8006f5c:	07d2      	lsls	r2, r2, #31
 8006f5e:	d501      	bpl.n	8006f64 <_printf_float+0x15c>
 8006f60:	3301      	adds	r3, #1
 8006f62:	6123      	str	r3, [r4, #16]
 8006f64:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d09e      	beq.n	8006eaa <_printf_float+0xa2>
 8006f6c:	232d      	movs	r3, #45	@ 0x2d
 8006f6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f72:	e79a      	b.n	8006eaa <_printf_float+0xa2>
 8006f74:	2947      	cmp	r1, #71	@ 0x47
 8006f76:	d1bf      	bne.n	8006ef8 <_printf_float+0xf0>
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d1bd      	bne.n	8006ef8 <_printf_float+0xf0>
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e7ba      	b.n	8006ef6 <_printf_float+0xee>
 8006f80:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f84:	d9dc      	bls.n	8006f40 <_printf_float+0x138>
 8006f86:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006f8a:	d118      	bne.n	8006fbe <_printf_float+0x1b6>
 8006f8c:	2900      	cmp	r1, #0
 8006f8e:	6863      	ldr	r3, [r4, #4]
 8006f90:	dd0b      	ble.n	8006faa <_printf_float+0x1a2>
 8006f92:	6121      	str	r1, [r4, #16]
 8006f94:	b913      	cbnz	r3, 8006f9c <_printf_float+0x194>
 8006f96:	6822      	ldr	r2, [r4, #0]
 8006f98:	07d0      	lsls	r0, r2, #31
 8006f9a:	d502      	bpl.n	8006fa2 <_printf_float+0x19a>
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	440b      	add	r3, r1
 8006fa0:	6123      	str	r3, [r4, #16]
 8006fa2:	f04f 0900 	mov.w	r9, #0
 8006fa6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006fa8:	e7dc      	b.n	8006f64 <_printf_float+0x15c>
 8006faa:	b913      	cbnz	r3, 8006fb2 <_printf_float+0x1aa>
 8006fac:	6822      	ldr	r2, [r4, #0]
 8006fae:	07d2      	lsls	r2, r2, #31
 8006fb0:	d501      	bpl.n	8006fb6 <_printf_float+0x1ae>
 8006fb2:	3302      	adds	r3, #2
 8006fb4:	e7f4      	b.n	8006fa0 <_printf_float+0x198>
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e7f2      	b.n	8006fa0 <_printf_float+0x198>
 8006fba:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006fbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006fc0:	4299      	cmp	r1, r3
 8006fc2:	db05      	blt.n	8006fd0 <_printf_float+0x1c8>
 8006fc4:	6823      	ldr	r3, [r4, #0]
 8006fc6:	6121      	str	r1, [r4, #16]
 8006fc8:	07d8      	lsls	r0, r3, #31
 8006fca:	d5ea      	bpl.n	8006fa2 <_printf_float+0x19a>
 8006fcc:	1c4b      	adds	r3, r1, #1
 8006fce:	e7e7      	b.n	8006fa0 <_printf_float+0x198>
 8006fd0:	2900      	cmp	r1, #0
 8006fd2:	bfcc      	ite	gt
 8006fd4:	2201      	movgt	r2, #1
 8006fd6:	f1c1 0202 	rsble	r2, r1, #2
 8006fda:	4413      	add	r3, r2
 8006fdc:	e7e0      	b.n	8006fa0 <_printf_float+0x198>
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	055a      	lsls	r2, r3, #21
 8006fe2:	d407      	bmi.n	8006ff4 <_printf_float+0x1ec>
 8006fe4:	6923      	ldr	r3, [r4, #16]
 8006fe6:	4642      	mov	r2, r8
 8006fe8:	4631      	mov	r1, r6
 8006fea:	4628      	mov	r0, r5
 8006fec:	47b8      	blx	r7
 8006fee:	3001      	adds	r0, #1
 8006ff0:	d12b      	bne.n	800704a <_printf_float+0x242>
 8006ff2:	e764      	b.n	8006ebe <_printf_float+0xb6>
 8006ff4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ff8:	f240 80dc 	bls.w	80071b4 <_printf_float+0x3ac>
 8006ffc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007000:	2200      	movs	r2, #0
 8007002:	2300      	movs	r3, #0
 8007004:	f7fd fd94 	bl	8004b30 <__aeabi_dcmpeq>
 8007008:	2800      	cmp	r0, #0
 800700a:	d033      	beq.n	8007074 <_printf_float+0x26c>
 800700c:	2301      	movs	r3, #1
 800700e:	4631      	mov	r1, r6
 8007010:	4628      	mov	r0, r5
 8007012:	4a35      	ldr	r2, [pc, #212]	@ (80070e8 <_printf_float+0x2e0>)
 8007014:	47b8      	blx	r7
 8007016:	3001      	adds	r0, #1
 8007018:	f43f af51 	beq.w	8006ebe <_printf_float+0xb6>
 800701c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007020:	4543      	cmp	r3, r8
 8007022:	db02      	blt.n	800702a <_printf_float+0x222>
 8007024:	6823      	ldr	r3, [r4, #0]
 8007026:	07d8      	lsls	r0, r3, #31
 8007028:	d50f      	bpl.n	800704a <_printf_float+0x242>
 800702a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800702e:	4631      	mov	r1, r6
 8007030:	4628      	mov	r0, r5
 8007032:	47b8      	blx	r7
 8007034:	3001      	adds	r0, #1
 8007036:	f43f af42 	beq.w	8006ebe <_printf_float+0xb6>
 800703a:	f04f 0900 	mov.w	r9, #0
 800703e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007042:	f104 0a1a 	add.w	sl, r4, #26
 8007046:	45c8      	cmp	r8, r9
 8007048:	dc09      	bgt.n	800705e <_printf_float+0x256>
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	079b      	lsls	r3, r3, #30
 800704e:	f100 8102 	bmi.w	8007256 <_printf_float+0x44e>
 8007052:	68e0      	ldr	r0, [r4, #12]
 8007054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007056:	4298      	cmp	r0, r3
 8007058:	bfb8      	it	lt
 800705a:	4618      	movlt	r0, r3
 800705c:	e731      	b.n	8006ec2 <_printf_float+0xba>
 800705e:	2301      	movs	r3, #1
 8007060:	4652      	mov	r2, sl
 8007062:	4631      	mov	r1, r6
 8007064:	4628      	mov	r0, r5
 8007066:	47b8      	blx	r7
 8007068:	3001      	adds	r0, #1
 800706a:	f43f af28 	beq.w	8006ebe <_printf_float+0xb6>
 800706e:	f109 0901 	add.w	r9, r9, #1
 8007072:	e7e8      	b.n	8007046 <_printf_float+0x23e>
 8007074:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007076:	2b00      	cmp	r3, #0
 8007078:	dc38      	bgt.n	80070ec <_printf_float+0x2e4>
 800707a:	2301      	movs	r3, #1
 800707c:	4631      	mov	r1, r6
 800707e:	4628      	mov	r0, r5
 8007080:	4a19      	ldr	r2, [pc, #100]	@ (80070e8 <_printf_float+0x2e0>)
 8007082:	47b8      	blx	r7
 8007084:	3001      	adds	r0, #1
 8007086:	f43f af1a 	beq.w	8006ebe <_printf_float+0xb6>
 800708a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800708e:	ea59 0303 	orrs.w	r3, r9, r3
 8007092:	d102      	bne.n	800709a <_printf_float+0x292>
 8007094:	6823      	ldr	r3, [r4, #0]
 8007096:	07d9      	lsls	r1, r3, #31
 8007098:	d5d7      	bpl.n	800704a <_printf_float+0x242>
 800709a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800709e:	4631      	mov	r1, r6
 80070a0:	4628      	mov	r0, r5
 80070a2:	47b8      	blx	r7
 80070a4:	3001      	adds	r0, #1
 80070a6:	f43f af0a 	beq.w	8006ebe <_printf_float+0xb6>
 80070aa:	f04f 0a00 	mov.w	sl, #0
 80070ae:	f104 0b1a 	add.w	fp, r4, #26
 80070b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070b4:	425b      	negs	r3, r3
 80070b6:	4553      	cmp	r3, sl
 80070b8:	dc01      	bgt.n	80070be <_printf_float+0x2b6>
 80070ba:	464b      	mov	r3, r9
 80070bc:	e793      	b.n	8006fe6 <_printf_float+0x1de>
 80070be:	2301      	movs	r3, #1
 80070c0:	465a      	mov	r2, fp
 80070c2:	4631      	mov	r1, r6
 80070c4:	4628      	mov	r0, r5
 80070c6:	47b8      	blx	r7
 80070c8:	3001      	adds	r0, #1
 80070ca:	f43f aef8 	beq.w	8006ebe <_printf_float+0xb6>
 80070ce:	f10a 0a01 	add.w	sl, sl, #1
 80070d2:	e7ee      	b.n	80070b2 <_printf_float+0x2aa>
 80070d4:	7fefffff 	.word	0x7fefffff
 80070d8:	080099cd 	.word	0x080099cd
 80070dc:	080099d1 	.word	0x080099d1
 80070e0:	080099d5 	.word	0x080099d5
 80070e4:	080099d9 	.word	0x080099d9
 80070e8:	080099dd 	.word	0x080099dd
 80070ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070ee:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80070f2:	4553      	cmp	r3, sl
 80070f4:	bfa8      	it	ge
 80070f6:	4653      	movge	r3, sl
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	4699      	mov	r9, r3
 80070fc:	dc36      	bgt.n	800716c <_printf_float+0x364>
 80070fe:	f04f 0b00 	mov.w	fp, #0
 8007102:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007106:	f104 021a 	add.w	r2, r4, #26
 800710a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800710c:	930a      	str	r3, [sp, #40]	@ 0x28
 800710e:	eba3 0309 	sub.w	r3, r3, r9
 8007112:	455b      	cmp	r3, fp
 8007114:	dc31      	bgt.n	800717a <_printf_float+0x372>
 8007116:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007118:	459a      	cmp	sl, r3
 800711a:	dc3a      	bgt.n	8007192 <_printf_float+0x38a>
 800711c:	6823      	ldr	r3, [r4, #0]
 800711e:	07da      	lsls	r2, r3, #31
 8007120:	d437      	bmi.n	8007192 <_printf_float+0x38a>
 8007122:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007124:	ebaa 0903 	sub.w	r9, sl, r3
 8007128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800712a:	ebaa 0303 	sub.w	r3, sl, r3
 800712e:	4599      	cmp	r9, r3
 8007130:	bfa8      	it	ge
 8007132:	4699      	movge	r9, r3
 8007134:	f1b9 0f00 	cmp.w	r9, #0
 8007138:	dc33      	bgt.n	80071a2 <_printf_float+0x39a>
 800713a:	f04f 0800 	mov.w	r8, #0
 800713e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007142:	f104 0b1a 	add.w	fp, r4, #26
 8007146:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007148:	ebaa 0303 	sub.w	r3, sl, r3
 800714c:	eba3 0309 	sub.w	r3, r3, r9
 8007150:	4543      	cmp	r3, r8
 8007152:	f77f af7a 	ble.w	800704a <_printf_float+0x242>
 8007156:	2301      	movs	r3, #1
 8007158:	465a      	mov	r2, fp
 800715a:	4631      	mov	r1, r6
 800715c:	4628      	mov	r0, r5
 800715e:	47b8      	blx	r7
 8007160:	3001      	adds	r0, #1
 8007162:	f43f aeac 	beq.w	8006ebe <_printf_float+0xb6>
 8007166:	f108 0801 	add.w	r8, r8, #1
 800716a:	e7ec      	b.n	8007146 <_printf_float+0x33e>
 800716c:	4642      	mov	r2, r8
 800716e:	4631      	mov	r1, r6
 8007170:	4628      	mov	r0, r5
 8007172:	47b8      	blx	r7
 8007174:	3001      	adds	r0, #1
 8007176:	d1c2      	bne.n	80070fe <_printf_float+0x2f6>
 8007178:	e6a1      	b.n	8006ebe <_printf_float+0xb6>
 800717a:	2301      	movs	r3, #1
 800717c:	4631      	mov	r1, r6
 800717e:	4628      	mov	r0, r5
 8007180:	920a      	str	r2, [sp, #40]	@ 0x28
 8007182:	47b8      	blx	r7
 8007184:	3001      	adds	r0, #1
 8007186:	f43f ae9a 	beq.w	8006ebe <_printf_float+0xb6>
 800718a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800718c:	f10b 0b01 	add.w	fp, fp, #1
 8007190:	e7bb      	b.n	800710a <_printf_float+0x302>
 8007192:	4631      	mov	r1, r6
 8007194:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007198:	4628      	mov	r0, r5
 800719a:	47b8      	blx	r7
 800719c:	3001      	adds	r0, #1
 800719e:	d1c0      	bne.n	8007122 <_printf_float+0x31a>
 80071a0:	e68d      	b.n	8006ebe <_printf_float+0xb6>
 80071a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071a4:	464b      	mov	r3, r9
 80071a6:	4631      	mov	r1, r6
 80071a8:	4628      	mov	r0, r5
 80071aa:	4442      	add	r2, r8
 80071ac:	47b8      	blx	r7
 80071ae:	3001      	adds	r0, #1
 80071b0:	d1c3      	bne.n	800713a <_printf_float+0x332>
 80071b2:	e684      	b.n	8006ebe <_printf_float+0xb6>
 80071b4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80071b8:	f1ba 0f01 	cmp.w	sl, #1
 80071bc:	dc01      	bgt.n	80071c2 <_printf_float+0x3ba>
 80071be:	07db      	lsls	r3, r3, #31
 80071c0:	d536      	bpl.n	8007230 <_printf_float+0x428>
 80071c2:	2301      	movs	r3, #1
 80071c4:	4642      	mov	r2, r8
 80071c6:	4631      	mov	r1, r6
 80071c8:	4628      	mov	r0, r5
 80071ca:	47b8      	blx	r7
 80071cc:	3001      	adds	r0, #1
 80071ce:	f43f ae76 	beq.w	8006ebe <_printf_float+0xb6>
 80071d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80071d6:	4631      	mov	r1, r6
 80071d8:	4628      	mov	r0, r5
 80071da:	47b8      	blx	r7
 80071dc:	3001      	adds	r0, #1
 80071de:	f43f ae6e 	beq.w	8006ebe <_printf_float+0xb6>
 80071e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80071e6:	2200      	movs	r2, #0
 80071e8:	2300      	movs	r3, #0
 80071ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80071ee:	f7fd fc9f 	bl	8004b30 <__aeabi_dcmpeq>
 80071f2:	b9c0      	cbnz	r0, 8007226 <_printf_float+0x41e>
 80071f4:	4653      	mov	r3, sl
 80071f6:	f108 0201 	add.w	r2, r8, #1
 80071fa:	4631      	mov	r1, r6
 80071fc:	4628      	mov	r0, r5
 80071fe:	47b8      	blx	r7
 8007200:	3001      	adds	r0, #1
 8007202:	d10c      	bne.n	800721e <_printf_float+0x416>
 8007204:	e65b      	b.n	8006ebe <_printf_float+0xb6>
 8007206:	2301      	movs	r3, #1
 8007208:	465a      	mov	r2, fp
 800720a:	4631      	mov	r1, r6
 800720c:	4628      	mov	r0, r5
 800720e:	47b8      	blx	r7
 8007210:	3001      	adds	r0, #1
 8007212:	f43f ae54 	beq.w	8006ebe <_printf_float+0xb6>
 8007216:	f108 0801 	add.w	r8, r8, #1
 800721a:	45d0      	cmp	r8, sl
 800721c:	dbf3      	blt.n	8007206 <_printf_float+0x3fe>
 800721e:	464b      	mov	r3, r9
 8007220:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007224:	e6e0      	b.n	8006fe8 <_printf_float+0x1e0>
 8007226:	f04f 0800 	mov.w	r8, #0
 800722a:	f104 0b1a 	add.w	fp, r4, #26
 800722e:	e7f4      	b.n	800721a <_printf_float+0x412>
 8007230:	2301      	movs	r3, #1
 8007232:	4642      	mov	r2, r8
 8007234:	e7e1      	b.n	80071fa <_printf_float+0x3f2>
 8007236:	2301      	movs	r3, #1
 8007238:	464a      	mov	r2, r9
 800723a:	4631      	mov	r1, r6
 800723c:	4628      	mov	r0, r5
 800723e:	47b8      	blx	r7
 8007240:	3001      	adds	r0, #1
 8007242:	f43f ae3c 	beq.w	8006ebe <_printf_float+0xb6>
 8007246:	f108 0801 	add.w	r8, r8, #1
 800724a:	68e3      	ldr	r3, [r4, #12]
 800724c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800724e:	1a5b      	subs	r3, r3, r1
 8007250:	4543      	cmp	r3, r8
 8007252:	dcf0      	bgt.n	8007236 <_printf_float+0x42e>
 8007254:	e6fd      	b.n	8007052 <_printf_float+0x24a>
 8007256:	f04f 0800 	mov.w	r8, #0
 800725a:	f104 0919 	add.w	r9, r4, #25
 800725e:	e7f4      	b.n	800724a <_printf_float+0x442>

08007260 <_printf_common>:
 8007260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007264:	4616      	mov	r6, r2
 8007266:	4698      	mov	r8, r3
 8007268:	688a      	ldr	r2, [r1, #8]
 800726a:	690b      	ldr	r3, [r1, #16]
 800726c:	4607      	mov	r7, r0
 800726e:	4293      	cmp	r3, r2
 8007270:	bfb8      	it	lt
 8007272:	4613      	movlt	r3, r2
 8007274:	6033      	str	r3, [r6, #0]
 8007276:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800727a:	460c      	mov	r4, r1
 800727c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007280:	b10a      	cbz	r2, 8007286 <_printf_common+0x26>
 8007282:	3301      	adds	r3, #1
 8007284:	6033      	str	r3, [r6, #0]
 8007286:	6823      	ldr	r3, [r4, #0]
 8007288:	0699      	lsls	r1, r3, #26
 800728a:	bf42      	ittt	mi
 800728c:	6833      	ldrmi	r3, [r6, #0]
 800728e:	3302      	addmi	r3, #2
 8007290:	6033      	strmi	r3, [r6, #0]
 8007292:	6825      	ldr	r5, [r4, #0]
 8007294:	f015 0506 	ands.w	r5, r5, #6
 8007298:	d106      	bne.n	80072a8 <_printf_common+0x48>
 800729a:	f104 0a19 	add.w	sl, r4, #25
 800729e:	68e3      	ldr	r3, [r4, #12]
 80072a0:	6832      	ldr	r2, [r6, #0]
 80072a2:	1a9b      	subs	r3, r3, r2
 80072a4:	42ab      	cmp	r3, r5
 80072a6:	dc2b      	bgt.n	8007300 <_printf_common+0xa0>
 80072a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80072ac:	6822      	ldr	r2, [r4, #0]
 80072ae:	3b00      	subs	r3, #0
 80072b0:	bf18      	it	ne
 80072b2:	2301      	movne	r3, #1
 80072b4:	0692      	lsls	r2, r2, #26
 80072b6:	d430      	bmi.n	800731a <_printf_common+0xba>
 80072b8:	4641      	mov	r1, r8
 80072ba:	4638      	mov	r0, r7
 80072bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80072c0:	47c8      	blx	r9
 80072c2:	3001      	adds	r0, #1
 80072c4:	d023      	beq.n	800730e <_printf_common+0xae>
 80072c6:	6823      	ldr	r3, [r4, #0]
 80072c8:	6922      	ldr	r2, [r4, #16]
 80072ca:	f003 0306 	and.w	r3, r3, #6
 80072ce:	2b04      	cmp	r3, #4
 80072d0:	bf14      	ite	ne
 80072d2:	2500      	movne	r5, #0
 80072d4:	6833      	ldreq	r3, [r6, #0]
 80072d6:	f04f 0600 	mov.w	r6, #0
 80072da:	bf08      	it	eq
 80072dc:	68e5      	ldreq	r5, [r4, #12]
 80072de:	f104 041a 	add.w	r4, r4, #26
 80072e2:	bf08      	it	eq
 80072e4:	1aed      	subeq	r5, r5, r3
 80072e6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80072ea:	bf08      	it	eq
 80072ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072f0:	4293      	cmp	r3, r2
 80072f2:	bfc4      	itt	gt
 80072f4:	1a9b      	subgt	r3, r3, r2
 80072f6:	18ed      	addgt	r5, r5, r3
 80072f8:	42b5      	cmp	r5, r6
 80072fa:	d11a      	bne.n	8007332 <_printf_common+0xd2>
 80072fc:	2000      	movs	r0, #0
 80072fe:	e008      	b.n	8007312 <_printf_common+0xb2>
 8007300:	2301      	movs	r3, #1
 8007302:	4652      	mov	r2, sl
 8007304:	4641      	mov	r1, r8
 8007306:	4638      	mov	r0, r7
 8007308:	47c8      	blx	r9
 800730a:	3001      	adds	r0, #1
 800730c:	d103      	bne.n	8007316 <_printf_common+0xb6>
 800730e:	f04f 30ff 	mov.w	r0, #4294967295
 8007312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007316:	3501      	adds	r5, #1
 8007318:	e7c1      	b.n	800729e <_printf_common+0x3e>
 800731a:	2030      	movs	r0, #48	@ 0x30
 800731c:	18e1      	adds	r1, r4, r3
 800731e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007322:	1c5a      	adds	r2, r3, #1
 8007324:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007328:	4422      	add	r2, r4
 800732a:	3302      	adds	r3, #2
 800732c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007330:	e7c2      	b.n	80072b8 <_printf_common+0x58>
 8007332:	2301      	movs	r3, #1
 8007334:	4622      	mov	r2, r4
 8007336:	4641      	mov	r1, r8
 8007338:	4638      	mov	r0, r7
 800733a:	47c8      	blx	r9
 800733c:	3001      	adds	r0, #1
 800733e:	d0e6      	beq.n	800730e <_printf_common+0xae>
 8007340:	3601      	adds	r6, #1
 8007342:	e7d9      	b.n	80072f8 <_printf_common+0x98>

08007344 <_printf_i>:
 8007344:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007348:	7e0f      	ldrb	r7, [r1, #24]
 800734a:	4691      	mov	r9, r2
 800734c:	2f78      	cmp	r7, #120	@ 0x78
 800734e:	4680      	mov	r8, r0
 8007350:	460c      	mov	r4, r1
 8007352:	469a      	mov	sl, r3
 8007354:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007356:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800735a:	d807      	bhi.n	800736c <_printf_i+0x28>
 800735c:	2f62      	cmp	r7, #98	@ 0x62
 800735e:	d80a      	bhi.n	8007376 <_printf_i+0x32>
 8007360:	2f00      	cmp	r7, #0
 8007362:	f000 80d3 	beq.w	800750c <_printf_i+0x1c8>
 8007366:	2f58      	cmp	r7, #88	@ 0x58
 8007368:	f000 80ba 	beq.w	80074e0 <_printf_i+0x19c>
 800736c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007370:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007374:	e03a      	b.n	80073ec <_printf_i+0xa8>
 8007376:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800737a:	2b15      	cmp	r3, #21
 800737c:	d8f6      	bhi.n	800736c <_printf_i+0x28>
 800737e:	a101      	add	r1, pc, #4	@ (adr r1, 8007384 <_printf_i+0x40>)
 8007380:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007384:	080073dd 	.word	0x080073dd
 8007388:	080073f1 	.word	0x080073f1
 800738c:	0800736d 	.word	0x0800736d
 8007390:	0800736d 	.word	0x0800736d
 8007394:	0800736d 	.word	0x0800736d
 8007398:	0800736d 	.word	0x0800736d
 800739c:	080073f1 	.word	0x080073f1
 80073a0:	0800736d 	.word	0x0800736d
 80073a4:	0800736d 	.word	0x0800736d
 80073a8:	0800736d 	.word	0x0800736d
 80073ac:	0800736d 	.word	0x0800736d
 80073b0:	080074f3 	.word	0x080074f3
 80073b4:	0800741b 	.word	0x0800741b
 80073b8:	080074ad 	.word	0x080074ad
 80073bc:	0800736d 	.word	0x0800736d
 80073c0:	0800736d 	.word	0x0800736d
 80073c4:	08007515 	.word	0x08007515
 80073c8:	0800736d 	.word	0x0800736d
 80073cc:	0800741b 	.word	0x0800741b
 80073d0:	0800736d 	.word	0x0800736d
 80073d4:	0800736d 	.word	0x0800736d
 80073d8:	080074b5 	.word	0x080074b5
 80073dc:	6833      	ldr	r3, [r6, #0]
 80073de:	1d1a      	adds	r2, r3, #4
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	6032      	str	r2, [r6, #0]
 80073e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80073ec:	2301      	movs	r3, #1
 80073ee:	e09e      	b.n	800752e <_printf_i+0x1ea>
 80073f0:	6833      	ldr	r3, [r6, #0]
 80073f2:	6820      	ldr	r0, [r4, #0]
 80073f4:	1d19      	adds	r1, r3, #4
 80073f6:	6031      	str	r1, [r6, #0]
 80073f8:	0606      	lsls	r6, r0, #24
 80073fa:	d501      	bpl.n	8007400 <_printf_i+0xbc>
 80073fc:	681d      	ldr	r5, [r3, #0]
 80073fe:	e003      	b.n	8007408 <_printf_i+0xc4>
 8007400:	0645      	lsls	r5, r0, #25
 8007402:	d5fb      	bpl.n	80073fc <_printf_i+0xb8>
 8007404:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007408:	2d00      	cmp	r5, #0
 800740a:	da03      	bge.n	8007414 <_printf_i+0xd0>
 800740c:	232d      	movs	r3, #45	@ 0x2d
 800740e:	426d      	negs	r5, r5
 8007410:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007414:	230a      	movs	r3, #10
 8007416:	4859      	ldr	r0, [pc, #356]	@ (800757c <_printf_i+0x238>)
 8007418:	e011      	b.n	800743e <_printf_i+0xfa>
 800741a:	6821      	ldr	r1, [r4, #0]
 800741c:	6833      	ldr	r3, [r6, #0]
 800741e:	0608      	lsls	r0, r1, #24
 8007420:	f853 5b04 	ldr.w	r5, [r3], #4
 8007424:	d402      	bmi.n	800742c <_printf_i+0xe8>
 8007426:	0649      	lsls	r1, r1, #25
 8007428:	bf48      	it	mi
 800742a:	b2ad      	uxthmi	r5, r5
 800742c:	2f6f      	cmp	r7, #111	@ 0x6f
 800742e:	6033      	str	r3, [r6, #0]
 8007430:	bf14      	ite	ne
 8007432:	230a      	movne	r3, #10
 8007434:	2308      	moveq	r3, #8
 8007436:	4851      	ldr	r0, [pc, #324]	@ (800757c <_printf_i+0x238>)
 8007438:	2100      	movs	r1, #0
 800743a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800743e:	6866      	ldr	r6, [r4, #4]
 8007440:	2e00      	cmp	r6, #0
 8007442:	bfa8      	it	ge
 8007444:	6821      	ldrge	r1, [r4, #0]
 8007446:	60a6      	str	r6, [r4, #8]
 8007448:	bfa4      	itt	ge
 800744a:	f021 0104 	bicge.w	r1, r1, #4
 800744e:	6021      	strge	r1, [r4, #0]
 8007450:	b90d      	cbnz	r5, 8007456 <_printf_i+0x112>
 8007452:	2e00      	cmp	r6, #0
 8007454:	d04b      	beq.n	80074ee <_printf_i+0x1aa>
 8007456:	4616      	mov	r6, r2
 8007458:	fbb5 f1f3 	udiv	r1, r5, r3
 800745c:	fb03 5711 	mls	r7, r3, r1, r5
 8007460:	5dc7      	ldrb	r7, [r0, r7]
 8007462:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007466:	462f      	mov	r7, r5
 8007468:	42bb      	cmp	r3, r7
 800746a:	460d      	mov	r5, r1
 800746c:	d9f4      	bls.n	8007458 <_printf_i+0x114>
 800746e:	2b08      	cmp	r3, #8
 8007470:	d10b      	bne.n	800748a <_printf_i+0x146>
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	07df      	lsls	r7, r3, #31
 8007476:	d508      	bpl.n	800748a <_printf_i+0x146>
 8007478:	6923      	ldr	r3, [r4, #16]
 800747a:	6861      	ldr	r1, [r4, #4]
 800747c:	4299      	cmp	r1, r3
 800747e:	bfde      	ittt	le
 8007480:	2330      	movle	r3, #48	@ 0x30
 8007482:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007486:	f106 36ff 	addle.w	r6, r6, #4294967295
 800748a:	1b92      	subs	r2, r2, r6
 800748c:	6122      	str	r2, [r4, #16]
 800748e:	464b      	mov	r3, r9
 8007490:	4621      	mov	r1, r4
 8007492:	4640      	mov	r0, r8
 8007494:	f8cd a000 	str.w	sl, [sp]
 8007498:	aa03      	add	r2, sp, #12
 800749a:	f7ff fee1 	bl	8007260 <_printf_common>
 800749e:	3001      	adds	r0, #1
 80074a0:	d14a      	bne.n	8007538 <_printf_i+0x1f4>
 80074a2:	f04f 30ff 	mov.w	r0, #4294967295
 80074a6:	b004      	add	sp, #16
 80074a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ac:	6823      	ldr	r3, [r4, #0]
 80074ae:	f043 0320 	orr.w	r3, r3, #32
 80074b2:	6023      	str	r3, [r4, #0]
 80074b4:	2778      	movs	r7, #120	@ 0x78
 80074b6:	4832      	ldr	r0, [pc, #200]	@ (8007580 <_printf_i+0x23c>)
 80074b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80074bc:	6823      	ldr	r3, [r4, #0]
 80074be:	6831      	ldr	r1, [r6, #0]
 80074c0:	061f      	lsls	r7, r3, #24
 80074c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80074c6:	d402      	bmi.n	80074ce <_printf_i+0x18a>
 80074c8:	065f      	lsls	r7, r3, #25
 80074ca:	bf48      	it	mi
 80074cc:	b2ad      	uxthmi	r5, r5
 80074ce:	6031      	str	r1, [r6, #0]
 80074d0:	07d9      	lsls	r1, r3, #31
 80074d2:	bf44      	itt	mi
 80074d4:	f043 0320 	orrmi.w	r3, r3, #32
 80074d8:	6023      	strmi	r3, [r4, #0]
 80074da:	b11d      	cbz	r5, 80074e4 <_printf_i+0x1a0>
 80074dc:	2310      	movs	r3, #16
 80074de:	e7ab      	b.n	8007438 <_printf_i+0xf4>
 80074e0:	4826      	ldr	r0, [pc, #152]	@ (800757c <_printf_i+0x238>)
 80074e2:	e7e9      	b.n	80074b8 <_printf_i+0x174>
 80074e4:	6823      	ldr	r3, [r4, #0]
 80074e6:	f023 0320 	bic.w	r3, r3, #32
 80074ea:	6023      	str	r3, [r4, #0]
 80074ec:	e7f6      	b.n	80074dc <_printf_i+0x198>
 80074ee:	4616      	mov	r6, r2
 80074f0:	e7bd      	b.n	800746e <_printf_i+0x12a>
 80074f2:	6833      	ldr	r3, [r6, #0]
 80074f4:	6825      	ldr	r5, [r4, #0]
 80074f6:	1d18      	adds	r0, r3, #4
 80074f8:	6961      	ldr	r1, [r4, #20]
 80074fa:	6030      	str	r0, [r6, #0]
 80074fc:	062e      	lsls	r6, r5, #24
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	d501      	bpl.n	8007506 <_printf_i+0x1c2>
 8007502:	6019      	str	r1, [r3, #0]
 8007504:	e002      	b.n	800750c <_printf_i+0x1c8>
 8007506:	0668      	lsls	r0, r5, #25
 8007508:	d5fb      	bpl.n	8007502 <_printf_i+0x1be>
 800750a:	8019      	strh	r1, [r3, #0]
 800750c:	2300      	movs	r3, #0
 800750e:	4616      	mov	r6, r2
 8007510:	6123      	str	r3, [r4, #16]
 8007512:	e7bc      	b.n	800748e <_printf_i+0x14a>
 8007514:	6833      	ldr	r3, [r6, #0]
 8007516:	2100      	movs	r1, #0
 8007518:	1d1a      	adds	r2, r3, #4
 800751a:	6032      	str	r2, [r6, #0]
 800751c:	681e      	ldr	r6, [r3, #0]
 800751e:	6862      	ldr	r2, [r4, #4]
 8007520:	4630      	mov	r0, r6
 8007522:	f000 f9d4 	bl	80078ce <memchr>
 8007526:	b108      	cbz	r0, 800752c <_printf_i+0x1e8>
 8007528:	1b80      	subs	r0, r0, r6
 800752a:	6060      	str	r0, [r4, #4]
 800752c:	6863      	ldr	r3, [r4, #4]
 800752e:	6123      	str	r3, [r4, #16]
 8007530:	2300      	movs	r3, #0
 8007532:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007536:	e7aa      	b.n	800748e <_printf_i+0x14a>
 8007538:	4632      	mov	r2, r6
 800753a:	4649      	mov	r1, r9
 800753c:	4640      	mov	r0, r8
 800753e:	6923      	ldr	r3, [r4, #16]
 8007540:	47d0      	blx	sl
 8007542:	3001      	adds	r0, #1
 8007544:	d0ad      	beq.n	80074a2 <_printf_i+0x15e>
 8007546:	6823      	ldr	r3, [r4, #0]
 8007548:	079b      	lsls	r3, r3, #30
 800754a:	d413      	bmi.n	8007574 <_printf_i+0x230>
 800754c:	68e0      	ldr	r0, [r4, #12]
 800754e:	9b03      	ldr	r3, [sp, #12]
 8007550:	4298      	cmp	r0, r3
 8007552:	bfb8      	it	lt
 8007554:	4618      	movlt	r0, r3
 8007556:	e7a6      	b.n	80074a6 <_printf_i+0x162>
 8007558:	2301      	movs	r3, #1
 800755a:	4632      	mov	r2, r6
 800755c:	4649      	mov	r1, r9
 800755e:	4640      	mov	r0, r8
 8007560:	47d0      	blx	sl
 8007562:	3001      	adds	r0, #1
 8007564:	d09d      	beq.n	80074a2 <_printf_i+0x15e>
 8007566:	3501      	adds	r5, #1
 8007568:	68e3      	ldr	r3, [r4, #12]
 800756a:	9903      	ldr	r1, [sp, #12]
 800756c:	1a5b      	subs	r3, r3, r1
 800756e:	42ab      	cmp	r3, r5
 8007570:	dcf2      	bgt.n	8007558 <_printf_i+0x214>
 8007572:	e7eb      	b.n	800754c <_printf_i+0x208>
 8007574:	2500      	movs	r5, #0
 8007576:	f104 0619 	add.w	r6, r4, #25
 800757a:	e7f5      	b.n	8007568 <_printf_i+0x224>
 800757c:	080099df 	.word	0x080099df
 8007580:	080099f0 	.word	0x080099f0

08007584 <std>:
 8007584:	2300      	movs	r3, #0
 8007586:	b510      	push	{r4, lr}
 8007588:	4604      	mov	r4, r0
 800758a:	e9c0 3300 	strd	r3, r3, [r0]
 800758e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007592:	6083      	str	r3, [r0, #8]
 8007594:	8181      	strh	r1, [r0, #12]
 8007596:	6643      	str	r3, [r0, #100]	@ 0x64
 8007598:	81c2      	strh	r2, [r0, #14]
 800759a:	6183      	str	r3, [r0, #24]
 800759c:	4619      	mov	r1, r3
 800759e:	2208      	movs	r2, #8
 80075a0:	305c      	adds	r0, #92	@ 0x5c
 80075a2:	f000 f915 	bl	80077d0 <memset>
 80075a6:	4b0d      	ldr	r3, [pc, #52]	@ (80075dc <std+0x58>)
 80075a8:	6224      	str	r4, [r4, #32]
 80075aa:	6263      	str	r3, [r4, #36]	@ 0x24
 80075ac:	4b0c      	ldr	r3, [pc, #48]	@ (80075e0 <std+0x5c>)
 80075ae:	62a3      	str	r3, [r4, #40]	@ 0x28
 80075b0:	4b0c      	ldr	r3, [pc, #48]	@ (80075e4 <std+0x60>)
 80075b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80075b4:	4b0c      	ldr	r3, [pc, #48]	@ (80075e8 <std+0x64>)
 80075b6:	6323      	str	r3, [r4, #48]	@ 0x30
 80075b8:	4b0c      	ldr	r3, [pc, #48]	@ (80075ec <std+0x68>)
 80075ba:	429c      	cmp	r4, r3
 80075bc:	d006      	beq.n	80075cc <std+0x48>
 80075be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80075c2:	4294      	cmp	r4, r2
 80075c4:	d002      	beq.n	80075cc <std+0x48>
 80075c6:	33d0      	adds	r3, #208	@ 0xd0
 80075c8:	429c      	cmp	r4, r3
 80075ca:	d105      	bne.n	80075d8 <std+0x54>
 80075cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80075d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075d4:	f000 b978 	b.w	80078c8 <__retarget_lock_init_recursive>
 80075d8:	bd10      	pop	{r4, pc}
 80075da:	bf00      	nop
 80075dc:	08007709 	.word	0x08007709
 80075e0:	0800772b 	.word	0x0800772b
 80075e4:	08007763 	.word	0x08007763
 80075e8:	08007787 	.word	0x08007787
 80075ec:	200005a4 	.word	0x200005a4

080075f0 <stdio_exit_handler>:
 80075f0:	4a02      	ldr	r2, [pc, #8]	@ (80075fc <stdio_exit_handler+0xc>)
 80075f2:	4903      	ldr	r1, [pc, #12]	@ (8007600 <stdio_exit_handler+0x10>)
 80075f4:	4803      	ldr	r0, [pc, #12]	@ (8007604 <stdio_exit_handler+0x14>)
 80075f6:	f000 b869 	b.w	80076cc <_fwalk_sglue>
 80075fa:	bf00      	nop
 80075fc:	200000c4 	.word	0x200000c4
 8007600:	0800923d 	.word	0x0800923d
 8007604:	200000d4 	.word	0x200000d4

08007608 <cleanup_stdio>:
 8007608:	6841      	ldr	r1, [r0, #4]
 800760a:	4b0c      	ldr	r3, [pc, #48]	@ (800763c <cleanup_stdio+0x34>)
 800760c:	b510      	push	{r4, lr}
 800760e:	4299      	cmp	r1, r3
 8007610:	4604      	mov	r4, r0
 8007612:	d001      	beq.n	8007618 <cleanup_stdio+0x10>
 8007614:	f001 fe12 	bl	800923c <_fflush_r>
 8007618:	68a1      	ldr	r1, [r4, #8]
 800761a:	4b09      	ldr	r3, [pc, #36]	@ (8007640 <cleanup_stdio+0x38>)
 800761c:	4299      	cmp	r1, r3
 800761e:	d002      	beq.n	8007626 <cleanup_stdio+0x1e>
 8007620:	4620      	mov	r0, r4
 8007622:	f001 fe0b 	bl	800923c <_fflush_r>
 8007626:	68e1      	ldr	r1, [r4, #12]
 8007628:	4b06      	ldr	r3, [pc, #24]	@ (8007644 <cleanup_stdio+0x3c>)
 800762a:	4299      	cmp	r1, r3
 800762c:	d004      	beq.n	8007638 <cleanup_stdio+0x30>
 800762e:	4620      	mov	r0, r4
 8007630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007634:	f001 be02 	b.w	800923c <_fflush_r>
 8007638:	bd10      	pop	{r4, pc}
 800763a:	bf00      	nop
 800763c:	200005a4 	.word	0x200005a4
 8007640:	2000060c 	.word	0x2000060c
 8007644:	20000674 	.word	0x20000674

08007648 <global_stdio_init.part.0>:
 8007648:	b510      	push	{r4, lr}
 800764a:	4b0b      	ldr	r3, [pc, #44]	@ (8007678 <global_stdio_init.part.0+0x30>)
 800764c:	4c0b      	ldr	r4, [pc, #44]	@ (800767c <global_stdio_init.part.0+0x34>)
 800764e:	4a0c      	ldr	r2, [pc, #48]	@ (8007680 <global_stdio_init.part.0+0x38>)
 8007650:	4620      	mov	r0, r4
 8007652:	601a      	str	r2, [r3, #0]
 8007654:	2104      	movs	r1, #4
 8007656:	2200      	movs	r2, #0
 8007658:	f7ff ff94 	bl	8007584 <std>
 800765c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007660:	2201      	movs	r2, #1
 8007662:	2109      	movs	r1, #9
 8007664:	f7ff ff8e 	bl	8007584 <std>
 8007668:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800766c:	2202      	movs	r2, #2
 800766e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007672:	2112      	movs	r1, #18
 8007674:	f7ff bf86 	b.w	8007584 <std>
 8007678:	200006dc 	.word	0x200006dc
 800767c:	200005a4 	.word	0x200005a4
 8007680:	080075f1 	.word	0x080075f1

08007684 <__sfp_lock_acquire>:
 8007684:	4801      	ldr	r0, [pc, #4]	@ (800768c <__sfp_lock_acquire+0x8>)
 8007686:	f000 b920 	b.w	80078ca <__retarget_lock_acquire_recursive>
 800768a:	bf00      	nop
 800768c:	200006e5 	.word	0x200006e5

08007690 <__sfp_lock_release>:
 8007690:	4801      	ldr	r0, [pc, #4]	@ (8007698 <__sfp_lock_release+0x8>)
 8007692:	f000 b91b 	b.w	80078cc <__retarget_lock_release_recursive>
 8007696:	bf00      	nop
 8007698:	200006e5 	.word	0x200006e5

0800769c <__sinit>:
 800769c:	b510      	push	{r4, lr}
 800769e:	4604      	mov	r4, r0
 80076a0:	f7ff fff0 	bl	8007684 <__sfp_lock_acquire>
 80076a4:	6a23      	ldr	r3, [r4, #32]
 80076a6:	b11b      	cbz	r3, 80076b0 <__sinit+0x14>
 80076a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076ac:	f7ff bff0 	b.w	8007690 <__sfp_lock_release>
 80076b0:	4b04      	ldr	r3, [pc, #16]	@ (80076c4 <__sinit+0x28>)
 80076b2:	6223      	str	r3, [r4, #32]
 80076b4:	4b04      	ldr	r3, [pc, #16]	@ (80076c8 <__sinit+0x2c>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1f5      	bne.n	80076a8 <__sinit+0xc>
 80076bc:	f7ff ffc4 	bl	8007648 <global_stdio_init.part.0>
 80076c0:	e7f2      	b.n	80076a8 <__sinit+0xc>
 80076c2:	bf00      	nop
 80076c4:	08007609 	.word	0x08007609
 80076c8:	200006dc 	.word	0x200006dc

080076cc <_fwalk_sglue>:
 80076cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076d0:	4607      	mov	r7, r0
 80076d2:	4688      	mov	r8, r1
 80076d4:	4614      	mov	r4, r2
 80076d6:	2600      	movs	r6, #0
 80076d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80076dc:	f1b9 0901 	subs.w	r9, r9, #1
 80076e0:	d505      	bpl.n	80076ee <_fwalk_sglue+0x22>
 80076e2:	6824      	ldr	r4, [r4, #0]
 80076e4:	2c00      	cmp	r4, #0
 80076e6:	d1f7      	bne.n	80076d8 <_fwalk_sglue+0xc>
 80076e8:	4630      	mov	r0, r6
 80076ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076ee:	89ab      	ldrh	r3, [r5, #12]
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d907      	bls.n	8007704 <_fwalk_sglue+0x38>
 80076f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076f8:	3301      	adds	r3, #1
 80076fa:	d003      	beq.n	8007704 <_fwalk_sglue+0x38>
 80076fc:	4629      	mov	r1, r5
 80076fe:	4638      	mov	r0, r7
 8007700:	47c0      	blx	r8
 8007702:	4306      	orrs	r6, r0
 8007704:	3568      	adds	r5, #104	@ 0x68
 8007706:	e7e9      	b.n	80076dc <_fwalk_sglue+0x10>

08007708 <__sread>:
 8007708:	b510      	push	{r4, lr}
 800770a:	460c      	mov	r4, r1
 800770c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007710:	f000 f88c 	bl	800782c <_read_r>
 8007714:	2800      	cmp	r0, #0
 8007716:	bfab      	itete	ge
 8007718:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800771a:	89a3      	ldrhlt	r3, [r4, #12]
 800771c:	181b      	addge	r3, r3, r0
 800771e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007722:	bfac      	ite	ge
 8007724:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007726:	81a3      	strhlt	r3, [r4, #12]
 8007728:	bd10      	pop	{r4, pc}

0800772a <__swrite>:
 800772a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800772e:	461f      	mov	r7, r3
 8007730:	898b      	ldrh	r3, [r1, #12]
 8007732:	4605      	mov	r5, r0
 8007734:	05db      	lsls	r3, r3, #23
 8007736:	460c      	mov	r4, r1
 8007738:	4616      	mov	r6, r2
 800773a:	d505      	bpl.n	8007748 <__swrite+0x1e>
 800773c:	2302      	movs	r3, #2
 800773e:	2200      	movs	r2, #0
 8007740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007744:	f000 f860 	bl	8007808 <_lseek_r>
 8007748:	89a3      	ldrh	r3, [r4, #12]
 800774a:	4632      	mov	r2, r6
 800774c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007750:	81a3      	strh	r3, [r4, #12]
 8007752:	4628      	mov	r0, r5
 8007754:	463b      	mov	r3, r7
 8007756:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800775a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800775e:	f000 b877 	b.w	8007850 <_write_r>

08007762 <__sseek>:
 8007762:	b510      	push	{r4, lr}
 8007764:	460c      	mov	r4, r1
 8007766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800776a:	f000 f84d 	bl	8007808 <_lseek_r>
 800776e:	1c43      	adds	r3, r0, #1
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	bf15      	itete	ne
 8007774:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007776:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800777a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800777e:	81a3      	strheq	r3, [r4, #12]
 8007780:	bf18      	it	ne
 8007782:	81a3      	strhne	r3, [r4, #12]
 8007784:	bd10      	pop	{r4, pc}

08007786 <__sclose>:
 8007786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800778a:	f000 b82d 	b.w	80077e8 <_close_r>
	...

08007790 <_vsiprintf_r>:
 8007790:	b500      	push	{lr}
 8007792:	b09b      	sub	sp, #108	@ 0x6c
 8007794:	9100      	str	r1, [sp, #0]
 8007796:	9104      	str	r1, [sp, #16]
 8007798:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800779c:	9105      	str	r1, [sp, #20]
 800779e:	9102      	str	r1, [sp, #8]
 80077a0:	4905      	ldr	r1, [pc, #20]	@ (80077b8 <_vsiprintf_r+0x28>)
 80077a2:	9103      	str	r1, [sp, #12]
 80077a4:	4669      	mov	r1, sp
 80077a6:	f001 fbcd 	bl	8008f44 <_svfiprintf_r>
 80077aa:	2200      	movs	r2, #0
 80077ac:	9b00      	ldr	r3, [sp, #0]
 80077ae:	701a      	strb	r2, [r3, #0]
 80077b0:	b01b      	add	sp, #108	@ 0x6c
 80077b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80077b6:	bf00      	nop
 80077b8:	ffff0208 	.word	0xffff0208

080077bc <vsiprintf>:
 80077bc:	4613      	mov	r3, r2
 80077be:	460a      	mov	r2, r1
 80077c0:	4601      	mov	r1, r0
 80077c2:	4802      	ldr	r0, [pc, #8]	@ (80077cc <vsiprintf+0x10>)
 80077c4:	6800      	ldr	r0, [r0, #0]
 80077c6:	f7ff bfe3 	b.w	8007790 <_vsiprintf_r>
 80077ca:	bf00      	nop
 80077cc:	200000d0 	.word	0x200000d0

080077d0 <memset>:
 80077d0:	4603      	mov	r3, r0
 80077d2:	4402      	add	r2, r0
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d100      	bne.n	80077da <memset+0xa>
 80077d8:	4770      	bx	lr
 80077da:	f803 1b01 	strb.w	r1, [r3], #1
 80077de:	e7f9      	b.n	80077d4 <memset+0x4>

080077e0 <_localeconv_r>:
 80077e0:	4800      	ldr	r0, [pc, #0]	@ (80077e4 <_localeconv_r+0x4>)
 80077e2:	4770      	bx	lr
 80077e4:	20000210 	.word	0x20000210

080077e8 <_close_r>:
 80077e8:	b538      	push	{r3, r4, r5, lr}
 80077ea:	2300      	movs	r3, #0
 80077ec:	4d05      	ldr	r5, [pc, #20]	@ (8007804 <_close_r+0x1c>)
 80077ee:	4604      	mov	r4, r0
 80077f0:	4608      	mov	r0, r1
 80077f2:	602b      	str	r3, [r5, #0]
 80077f4:	f7ff f9d9 	bl	8006baa <_close>
 80077f8:	1c43      	adds	r3, r0, #1
 80077fa:	d102      	bne.n	8007802 <_close_r+0x1a>
 80077fc:	682b      	ldr	r3, [r5, #0]
 80077fe:	b103      	cbz	r3, 8007802 <_close_r+0x1a>
 8007800:	6023      	str	r3, [r4, #0]
 8007802:	bd38      	pop	{r3, r4, r5, pc}
 8007804:	200006e0 	.word	0x200006e0

08007808 <_lseek_r>:
 8007808:	b538      	push	{r3, r4, r5, lr}
 800780a:	4604      	mov	r4, r0
 800780c:	4608      	mov	r0, r1
 800780e:	4611      	mov	r1, r2
 8007810:	2200      	movs	r2, #0
 8007812:	4d05      	ldr	r5, [pc, #20]	@ (8007828 <_lseek_r+0x20>)
 8007814:	602a      	str	r2, [r5, #0]
 8007816:	461a      	mov	r2, r3
 8007818:	f7ff f9eb 	bl	8006bf2 <_lseek>
 800781c:	1c43      	adds	r3, r0, #1
 800781e:	d102      	bne.n	8007826 <_lseek_r+0x1e>
 8007820:	682b      	ldr	r3, [r5, #0]
 8007822:	b103      	cbz	r3, 8007826 <_lseek_r+0x1e>
 8007824:	6023      	str	r3, [r4, #0]
 8007826:	bd38      	pop	{r3, r4, r5, pc}
 8007828:	200006e0 	.word	0x200006e0

0800782c <_read_r>:
 800782c:	b538      	push	{r3, r4, r5, lr}
 800782e:	4604      	mov	r4, r0
 8007830:	4608      	mov	r0, r1
 8007832:	4611      	mov	r1, r2
 8007834:	2200      	movs	r2, #0
 8007836:	4d05      	ldr	r5, [pc, #20]	@ (800784c <_read_r+0x20>)
 8007838:	602a      	str	r2, [r5, #0]
 800783a:	461a      	mov	r2, r3
 800783c:	f7ff f97c 	bl	8006b38 <_read>
 8007840:	1c43      	adds	r3, r0, #1
 8007842:	d102      	bne.n	800784a <_read_r+0x1e>
 8007844:	682b      	ldr	r3, [r5, #0]
 8007846:	b103      	cbz	r3, 800784a <_read_r+0x1e>
 8007848:	6023      	str	r3, [r4, #0]
 800784a:	bd38      	pop	{r3, r4, r5, pc}
 800784c:	200006e0 	.word	0x200006e0

08007850 <_write_r>:
 8007850:	b538      	push	{r3, r4, r5, lr}
 8007852:	4604      	mov	r4, r0
 8007854:	4608      	mov	r0, r1
 8007856:	4611      	mov	r1, r2
 8007858:	2200      	movs	r2, #0
 800785a:	4d05      	ldr	r5, [pc, #20]	@ (8007870 <_write_r+0x20>)
 800785c:	602a      	str	r2, [r5, #0]
 800785e:	461a      	mov	r2, r3
 8007860:	f7ff f987 	bl	8006b72 <_write>
 8007864:	1c43      	adds	r3, r0, #1
 8007866:	d102      	bne.n	800786e <_write_r+0x1e>
 8007868:	682b      	ldr	r3, [r5, #0]
 800786a:	b103      	cbz	r3, 800786e <_write_r+0x1e>
 800786c:	6023      	str	r3, [r4, #0]
 800786e:	bd38      	pop	{r3, r4, r5, pc}
 8007870:	200006e0 	.word	0x200006e0

08007874 <__errno>:
 8007874:	4b01      	ldr	r3, [pc, #4]	@ (800787c <__errno+0x8>)
 8007876:	6818      	ldr	r0, [r3, #0]
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	200000d0 	.word	0x200000d0

08007880 <__libc_init_array>:
 8007880:	b570      	push	{r4, r5, r6, lr}
 8007882:	2600      	movs	r6, #0
 8007884:	4d0c      	ldr	r5, [pc, #48]	@ (80078b8 <__libc_init_array+0x38>)
 8007886:	4c0d      	ldr	r4, [pc, #52]	@ (80078bc <__libc_init_array+0x3c>)
 8007888:	1b64      	subs	r4, r4, r5
 800788a:	10a4      	asrs	r4, r4, #2
 800788c:	42a6      	cmp	r6, r4
 800788e:	d109      	bne.n	80078a4 <__libc_init_array+0x24>
 8007890:	f002 f870 	bl	8009974 <_init>
 8007894:	2600      	movs	r6, #0
 8007896:	4d0a      	ldr	r5, [pc, #40]	@ (80078c0 <__libc_init_array+0x40>)
 8007898:	4c0a      	ldr	r4, [pc, #40]	@ (80078c4 <__libc_init_array+0x44>)
 800789a:	1b64      	subs	r4, r4, r5
 800789c:	10a4      	asrs	r4, r4, #2
 800789e:	42a6      	cmp	r6, r4
 80078a0:	d105      	bne.n	80078ae <__libc_init_array+0x2e>
 80078a2:	bd70      	pop	{r4, r5, r6, pc}
 80078a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80078a8:	4798      	blx	r3
 80078aa:	3601      	adds	r6, #1
 80078ac:	e7ee      	b.n	800788c <__libc_init_array+0xc>
 80078ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80078b2:	4798      	blx	r3
 80078b4:	3601      	adds	r6, #1
 80078b6:	e7f2      	b.n	800789e <__libc_init_array+0x1e>
 80078b8:	08009d48 	.word	0x08009d48
 80078bc:	08009d48 	.word	0x08009d48
 80078c0:	08009d48 	.word	0x08009d48
 80078c4:	08009d4c 	.word	0x08009d4c

080078c8 <__retarget_lock_init_recursive>:
 80078c8:	4770      	bx	lr

080078ca <__retarget_lock_acquire_recursive>:
 80078ca:	4770      	bx	lr

080078cc <__retarget_lock_release_recursive>:
 80078cc:	4770      	bx	lr

080078ce <memchr>:
 80078ce:	4603      	mov	r3, r0
 80078d0:	b510      	push	{r4, lr}
 80078d2:	b2c9      	uxtb	r1, r1
 80078d4:	4402      	add	r2, r0
 80078d6:	4293      	cmp	r3, r2
 80078d8:	4618      	mov	r0, r3
 80078da:	d101      	bne.n	80078e0 <memchr+0x12>
 80078dc:	2000      	movs	r0, #0
 80078de:	e003      	b.n	80078e8 <memchr+0x1a>
 80078e0:	7804      	ldrb	r4, [r0, #0]
 80078e2:	3301      	adds	r3, #1
 80078e4:	428c      	cmp	r4, r1
 80078e6:	d1f6      	bne.n	80078d6 <memchr+0x8>
 80078e8:	bd10      	pop	{r4, pc}

080078ea <quorem>:
 80078ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ee:	6903      	ldr	r3, [r0, #16]
 80078f0:	690c      	ldr	r4, [r1, #16]
 80078f2:	4607      	mov	r7, r0
 80078f4:	42a3      	cmp	r3, r4
 80078f6:	db7e      	blt.n	80079f6 <quorem+0x10c>
 80078f8:	3c01      	subs	r4, #1
 80078fa:	00a3      	lsls	r3, r4, #2
 80078fc:	f100 0514 	add.w	r5, r0, #20
 8007900:	f101 0814 	add.w	r8, r1, #20
 8007904:	9300      	str	r3, [sp, #0]
 8007906:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800790a:	9301      	str	r3, [sp, #4]
 800790c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007910:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007914:	3301      	adds	r3, #1
 8007916:	429a      	cmp	r2, r3
 8007918:	fbb2 f6f3 	udiv	r6, r2, r3
 800791c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007920:	d32e      	bcc.n	8007980 <quorem+0x96>
 8007922:	f04f 0a00 	mov.w	sl, #0
 8007926:	46c4      	mov	ip, r8
 8007928:	46ae      	mov	lr, r5
 800792a:	46d3      	mov	fp, sl
 800792c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007930:	b298      	uxth	r0, r3
 8007932:	fb06 a000 	mla	r0, r6, r0, sl
 8007936:	0c1b      	lsrs	r3, r3, #16
 8007938:	0c02      	lsrs	r2, r0, #16
 800793a:	fb06 2303 	mla	r3, r6, r3, r2
 800793e:	f8de 2000 	ldr.w	r2, [lr]
 8007942:	b280      	uxth	r0, r0
 8007944:	b292      	uxth	r2, r2
 8007946:	1a12      	subs	r2, r2, r0
 8007948:	445a      	add	r2, fp
 800794a:	f8de 0000 	ldr.w	r0, [lr]
 800794e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007952:	b29b      	uxth	r3, r3
 8007954:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007958:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800795c:	b292      	uxth	r2, r2
 800795e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007962:	45e1      	cmp	r9, ip
 8007964:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007968:	f84e 2b04 	str.w	r2, [lr], #4
 800796c:	d2de      	bcs.n	800792c <quorem+0x42>
 800796e:	9b00      	ldr	r3, [sp, #0]
 8007970:	58eb      	ldr	r3, [r5, r3]
 8007972:	b92b      	cbnz	r3, 8007980 <quorem+0x96>
 8007974:	9b01      	ldr	r3, [sp, #4]
 8007976:	3b04      	subs	r3, #4
 8007978:	429d      	cmp	r5, r3
 800797a:	461a      	mov	r2, r3
 800797c:	d32f      	bcc.n	80079de <quorem+0xf4>
 800797e:	613c      	str	r4, [r7, #16]
 8007980:	4638      	mov	r0, r7
 8007982:	f001 f97b 	bl	8008c7c <__mcmp>
 8007986:	2800      	cmp	r0, #0
 8007988:	db25      	blt.n	80079d6 <quorem+0xec>
 800798a:	4629      	mov	r1, r5
 800798c:	2000      	movs	r0, #0
 800798e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007992:	f8d1 c000 	ldr.w	ip, [r1]
 8007996:	fa1f fe82 	uxth.w	lr, r2
 800799a:	fa1f f38c 	uxth.w	r3, ip
 800799e:	eba3 030e 	sub.w	r3, r3, lr
 80079a2:	4403      	add	r3, r0
 80079a4:	0c12      	lsrs	r2, r2, #16
 80079a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80079aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079b4:	45c1      	cmp	r9, r8
 80079b6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80079ba:	f841 3b04 	str.w	r3, [r1], #4
 80079be:	d2e6      	bcs.n	800798e <quorem+0xa4>
 80079c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079c8:	b922      	cbnz	r2, 80079d4 <quorem+0xea>
 80079ca:	3b04      	subs	r3, #4
 80079cc:	429d      	cmp	r5, r3
 80079ce:	461a      	mov	r2, r3
 80079d0:	d30b      	bcc.n	80079ea <quorem+0x100>
 80079d2:	613c      	str	r4, [r7, #16]
 80079d4:	3601      	adds	r6, #1
 80079d6:	4630      	mov	r0, r6
 80079d8:	b003      	add	sp, #12
 80079da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079de:	6812      	ldr	r2, [r2, #0]
 80079e0:	3b04      	subs	r3, #4
 80079e2:	2a00      	cmp	r2, #0
 80079e4:	d1cb      	bne.n	800797e <quorem+0x94>
 80079e6:	3c01      	subs	r4, #1
 80079e8:	e7c6      	b.n	8007978 <quorem+0x8e>
 80079ea:	6812      	ldr	r2, [r2, #0]
 80079ec:	3b04      	subs	r3, #4
 80079ee:	2a00      	cmp	r2, #0
 80079f0:	d1ef      	bne.n	80079d2 <quorem+0xe8>
 80079f2:	3c01      	subs	r4, #1
 80079f4:	e7ea      	b.n	80079cc <quorem+0xe2>
 80079f6:	2000      	movs	r0, #0
 80079f8:	e7ee      	b.n	80079d8 <quorem+0xee>
 80079fa:	0000      	movs	r0, r0
 80079fc:	0000      	movs	r0, r0
	...

08007a00 <_dtoa_r>:
 8007a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a04:	4614      	mov	r4, r2
 8007a06:	461d      	mov	r5, r3
 8007a08:	69c7      	ldr	r7, [r0, #28]
 8007a0a:	b097      	sub	sp, #92	@ 0x5c
 8007a0c:	4683      	mov	fp, r0
 8007a0e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007a12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007a14:	b97f      	cbnz	r7, 8007a36 <_dtoa_r+0x36>
 8007a16:	2010      	movs	r0, #16
 8007a18:	f000 fe02 	bl	8008620 <malloc>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	f8cb 001c 	str.w	r0, [fp, #28]
 8007a22:	b920      	cbnz	r0, 8007a2e <_dtoa_r+0x2e>
 8007a24:	21ef      	movs	r1, #239	@ 0xef
 8007a26:	4ba8      	ldr	r3, [pc, #672]	@ (8007cc8 <_dtoa_r+0x2c8>)
 8007a28:	48a8      	ldr	r0, [pc, #672]	@ (8007ccc <_dtoa_r+0x2cc>)
 8007a2a:	f001 fc67 	bl	80092fc <__assert_func>
 8007a2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007a32:	6007      	str	r7, [r0, #0]
 8007a34:	60c7      	str	r7, [r0, #12]
 8007a36:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007a3a:	6819      	ldr	r1, [r3, #0]
 8007a3c:	b159      	cbz	r1, 8007a56 <_dtoa_r+0x56>
 8007a3e:	685a      	ldr	r2, [r3, #4]
 8007a40:	2301      	movs	r3, #1
 8007a42:	4093      	lsls	r3, r2
 8007a44:	604a      	str	r2, [r1, #4]
 8007a46:	608b      	str	r3, [r1, #8]
 8007a48:	4658      	mov	r0, fp
 8007a4a:	f000 fedf 	bl	800880c <_Bfree>
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007a54:	601a      	str	r2, [r3, #0]
 8007a56:	1e2b      	subs	r3, r5, #0
 8007a58:	bfaf      	iteee	ge
 8007a5a:	2300      	movge	r3, #0
 8007a5c:	2201      	movlt	r2, #1
 8007a5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007a62:	9303      	strlt	r3, [sp, #12]
 8007a64:	bfa8      	it	ge
 8007a66:	6033      	strge	r3, [r6, #0]
 8007a68:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007a6c:	4b98      	ldr	r3, [pc, #608]	@ (8007cd0 <_dtoa_r+0x2d0>)
 8007a6e:	bfb8      	it	lt
 8007a70:	6032      	strlt	r2, [r6, #0]
 8007a72:	ea33 0308 	bics.w	r3, r3, r8
 8007a76:	d112      	bne.n	8007a9e <_dtoa_r+0x9e>
 8007a78:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007a7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007a7e:	6013      	str	r3, [r2, #0]
 8007a80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007a84:	4323      	orrs	r3, r4
 8007a86:	f000 8550 	beq.w	800852a <_dtoa_r+0xb2a>
 8007a8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007a8c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007cd4 <_dtoa_r+0x2d4>
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	f000 8552 	beq.w	800853a <_dtoa_r+0xb3a>
 8007a96:	f10a 0303 	add.w	r3, sl, #3
 8007a9a:	f000 bd4c 	b.w	8008536 <_dtoa_r+0xb36>
 8007a9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007aa2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007aa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007aaa:	2200      	movs	r2, #0
 8007aac:	2300      	movs	r3, #0
 8007aae:	f7fd f83f 	bl	8004b30 <__aeabi_dcmpeq>
 8007ab2:	4607      	mov	r7, r0
 8007ab4:	b158      	cbz	r0, 8007ace <_dtoa_r+0xce>
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007aba:	6013      	str	r3, [r2, #0]
 8007abc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007abe:	b113      	cbz	r3, 8007ac6 <_dtoa_r+0xc6>
 8007ac0:	4b85      	ldr	r3, [pc, #532]	@ (8007cd8 <_dtoa_r+0x2d8>)
 8007ac2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007ac4:	6013      	str	r3, [r2, #0]
 8007ac6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007cdc <_dtoa_r+0x2dc>
 8007aca:	f000 bd36 	b.w	800853a <_dtoa_r+0xb3a>
 8007ace:	ab14      	add	r3, sp, #80	@ 0x50
 8007ad0:	9301      	str	r3, [sp, #4]
 8007ad2:	ab15      	add	r3, sp, #84	@ 0x54
 8007ad4:	9300      	str	r3, [sp, #0]
 8007ad6:	4658      	mov	r0, fp
 8007ad8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007adc:	f001 f97e 	bl	8008ddc <__d2b>
 8007ae0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007ae4:	4681      	mov	r9, r0
 8007ae6:	2e00      	cmp	r6, #0
 8007ae8:	d077      	beq.n	8007bda <_dtoa_r+0x1da>
 8007aea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007aee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007af0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007af4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007af8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007afc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007b00:	9712      	str	r7, [sp, #72]	@ 0x48
 8007b02:	4619      	mov	r1, r3
 8007b04:	2200      	movs	r2, #0
 8007b06:	4b76      	ldr	r3, [pc, #472]	@ (8007ce0 <_dtoa_r+0x2e0>)
 8007b08:	f7fc fbf2 	bl	80042f0 <__aeabi_dsub>
 8007b0c:	a368      	add	r3, pc, #416	@ (adr r3, 8007cb0 <_dtoa_r+0x2b0>)
 8007b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b12:	f7fc fda5 	bl	8004660 <__aeabi_dmul>
 8007b16:	a368      	add	r3, pc, #416	@ (adr r3, 8007cb8 <_dtoa_r+0x2b8>)
 8007b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1c:	f7fc fbea 	bl	80042f4 <__adddf3>
 8007b20:	4604      	mov	r4, r0
 8007b22:	4630      	mov	r0, r6
 8007b24:	460d      	mov	r5, r1
 8007b26:	f7fc fd31 	bl	800458c <__aeabi_i2d>
 8007b2a:	a365      	add	r3, pc, #404	@ (adr r3, 8007cc0 <_dtoa_r+0x2c0>)
 8007b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b30:	f7fc fd96 	bl	8004660 <__aeabi_dmul>
 8007b34:	4602      	mov	r2, r0
 8007b36:	460b      	mov	r3, r1
 8007b38:	4620      	mov	r0, r4
 8007b3a:	4629      	mov	r1, r5
 8007b3c:	f7fc fbda 	bl	80042f4 <__adddf3>
 8007b40:	4604      	mov	r4, r0
 8007b42:	460d      	mov	r5, r1
 8007b44:	f7fd f83c 	bl	8004bc0 <__aeabi_d2iz>
 8007b48:	2200      	movs	r2, #0
 8007b4a:	4607      	mov	r7, r0
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	4620      	mov	r0, r4
 8007b50:	4629      	mov	r1, r5
 8007b52:	f7fc fff7 	bl	8004b44 <__aeabi_dcmplt>
 8007b56:	b140      	cbz	r0, 8007b6a <_dtoa_r+0x16a>
 8007b58:	4638      	mov	r0, r7
 8007b5a:	f7fc fd17 	bl	800458c <__aeabi_i2d>
 8007b5e:	4622      	mov	r2, r4
 8007b60:	462b      	mov	r3, r5
 8007b62:	f7fc ffe5 	bl	8004b30 <__aeabi_dcmpeq>
 8007b66:	b900      	cbnz	r0, 8007b6a <_dtoa_r+0x16a>
 8007b68:	3f01      	subs	r7, #1
 8007b6a:	2f16      	cmp	r7, #22
 8007b6c:	d853      	bhi.n	8007c16 <_dtoa_r+0x216>
 8007b6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b72:	4b5c      	ldr	r3, [pc, #368]	@ (8007ce4 <_dtoa_r+0x2e4>)
 8007b74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7c:	f7fc ffe2 	bl	8004b44 <__aeabi_dcmplt>
 8007b80:	2800      	cmp	r0, #0
 8007b82:	d04a      	beq.n	8007c1a <_dtoa_r+0x21a>
 8007b84:	2300      	movs	r3, #0
 8007b86:	3f01      	subs	r7, #1
 8007b88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b8c:	1b9b      	subs	r3, r3, r6
 8007b8e:	1e5a      	subs	r2, r3, #1
 8007b90:	bf46      	itte	mi
 8007b92:	f1c3 0801 	rsbmi	r8, r3, #1
 8007b96:	2300      	movmi	r3, #0
 8007b98:	f04f 0800 	movpl.w	r8, #0
 8007b9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b9e:	bf48      	it	mi
 8007ba0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007ba2:	2f00      	cmp	r7, #0
 8007ba4:	db3b      	blt.n	8007c1e <_dtoa_r+0x21e>
 8007ba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ba8:	970e      	str	r7, [sp, #56]	@ 0x38
 8007baa:	443b      	add	r3, r7
 8007bac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bae:	2300      	movs	r3, #0
 8007bb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bb2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007bb4:	2b09      	cmp	r3, #9
 8007bb6:	d866      	bhi.n	8007c86 <_dtoa_r+0x286>
 8007bb8:	2b05      	cmp	r3, #5
 8007bba:	bfc4      	itt	gt
 8007bbc:	3b04      	subgt	r3, #4
 8007bbe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007bc0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007bc2:	bfc8      	it	gt
 8007bc4:	2400      	movgt	r4, #0
 8007bc6:	f1a3 0302 	sub.w	r3, r3, #2
 8007bca:	bfd8      	it	le
 8007bcc:	2401      	movle	r4, #1
 8007bce:	2b03      	cmp	r3, #3
 8007bd0:	d864      	bhi.n	8007c9c <_dtoa_r+0x29c>
 8007bd2:	e8df f003 	tbb	[pc, r3]
 8007bd6:	382b      	.short	0x382b
 8007bd8:	5636      	.short	0x5636
 8007bda:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007bde:	441e      	add	r6, r3
 8007be0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007be4:	2b20      	cmp	r3, #32
 8007be6:	bfc1      	itttt	gt
 8007be8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007bec:	fa08 f803 	lslgt.w	r8, r8, r3
 8007bf0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007bf4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007bf8:	bfd6      	itet	le
 8007bfa:	f1c3 0320 	rsble	r3, r3, #32
 8007bfe:	ea48 0003 	orrgt.w	r0, r8, r3
 8007c02:	fa04 f003 	lslle.w	r0, r4, r3
 8007c06:	f7fc fcb1 	bl	800456c <__aeabi_ui2d>
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007c10:	3e01      	subs	r6, #1
 8007c12:	9212      	str	r2, [sp, #72]	@ 0x48
 8007c14:	e775      	b.n	8007b02 <_dtoa_r+0x102>
 8007c16:	2301      	movs	r3, #1
 8007c18:	e7b6      	b.n	8007b88 <_dtoa_r+0x188>
 8007c1a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007c1c:	e7b5      	b.n	8007b8a <_dtoa_r+0x18a>
 8007c1e:	427b      	negs	r3, r7
 8007c20:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c22:	2300      	movs	r3, #0
 8007c24:	eba8 0807 	sub.w	r8, r8, r7
 8007c28:	930e      	str	r3, [sp, #56]	@ 0x38
 8007c2a:	e7c2      	b.n	8007bb2 <_dtoa_r+0x1b2>
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	dc35      	bgt.n	8007ca2 <_dtoa_r+0x2a2>
 8007c36:	2301      	movs	r3, #1
 8007c38:	461a      	mov	r2, r3
 8007c3a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007c3e:	9221      	str	r2, [sp, #132]	@ 0x84
 8007c40:	e00b      	b.n	8007c5a <_dtoa_r+0x25a>
 8007c42:	2301      	movs	r3, #1
 8007c44:	e7f3      	b.n	8007c2e <_dtoa_r+0x22e>
 8007c46:	2300      	movs	r3, #0
 8007c48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c4c:	18fb      	adds	r3, r7, r3
 8007c4e:	9308      	str	r3, [sp, #32]
 8007c50:	3301      	adds	r3, #1
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	9307      	str	r3, [sp, #28]
 8007c56:	bfb8      	it	lt
 8007c58:	2301      	movlt	r3, #1
 8007c5a:	2100      	movs	r1, #0
 8007c5c:	2204      	movs	r2, #4
 8007c5e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007c62:	f102 0514 	add.w	r5, r2, #20
 8007c66:	429d      	cmp	r5, r3
 8007c68:	d91f      	bls.n	8007caa <_dtoa_r+0x2aa>
 8007c6a:	6041      	str	r1, [r0, #4]
 8007c6c:	4658      	mov	r0, fp
 8007c6e:	f000 fd8d 	bl	800878c <_Balloc>
 8007c72:	4682      	mov	sl, r0
 8007c74:	2800      	cmp	r0, #0
 8007c76:	d139      	bne.n	8007cec <_dtoa_r+0x2ec>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8007ce8 <_dtoa_r+0x2e8>)
 8007c80:	e6d2      	b.n	8007a28 <_dtoa_r+0x28>
 8007c82:	2301      	movs	r3, #1
 8007c84:	e7e0      	b.n	8007c48 <_dtoa_r+0x248>
 8007c86:	2401      	movs	r4, #1
 8007c88:	2300      	movs	r3, #0
 8007c8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007c8c:	9320      	str	r3, [sp, #128]	@ 0x80
 8007c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c92:	2200      	movs	r2, #0
 8007c94:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007c98:	2312      	movs	r3, #18
 8007c9a:	e7d0      	b.n	8007c3e <_dtoa_r+0x23e>
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ca0:	e7f5      	b.n	8007c8e <_dtoa_r+0x28e>
 8007ca2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ca4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007ca8:	e7d7      	b.n	8007c5a <_dtoa_r+0x25a>
 8007caa:	3101      	adds	r1, #1
 8007cac:	0052      	lsls	r2, r2, #1
 8007cae:	e7d8      	b.n	8007c62 <_dtoa_r+0x262>
 8007cb0:	636f4361 	.word	0x636f4361
 8007cb4:	3fd287a7 	.word	0x3fd287a7
 8007cb8:	8b60c8b3 	.word	0x8b60c8b3
 8007cbc:	3fc68a28 	.word	0x3fc68a28
 8007cc0:	509f79fb 	.word	0x509f79fb
 8007cc4:	3fd34413 	.word	0x3fd34413
 8007cc8:	08009a0e 	.word	0x08009a0e
 8007ccc:	08009a25 	.word	0x08009a25
 8007cd0:	7ff00000 	.word	0x7ff00000
 8007cd4:	08009a0a 	.word	0x08009a0a
 8007cd8:	080099de 	.word	0x080099de
 8007cdc:	080099dd 	.word	0x080099dd
 8007ce0:	3ff80000 	.word	0x3ff80000
 8007ce4:	08009b20 	.word	0x08009b20
 8007ce8:	08009a7d 	.word	0x08009a7d
 8007cec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007cf0:	6018      	str	r0, [r3, #0]
 8007cf2:	9b07      	ldr	r3, [sp, #28]
 8007cf4:	2b0e      	cmp	r3, #14
 8007cf6:	f200 80a4 	bhi.w	8007e42 <_dtoa_r+0x442>
 8007cfa:	2c00      	cmp	r4, #0
 8007cfc:	f000 80a1 	beq.w	8007e42 <_dtoa_r+0x442>
 8007d00:	2f00      	cmp	r7, #0
 8007d02:	dd33      	ble.n	8007d6c <_dtoa_r+0x36c>
 8007d04:	4b86      	ldr	r3, [pc, #536]	@ (8007f20 <_dtoa_r+0x520>)
 8007d06:	f007 020f 	and.w	r2, r7, #15
 8007d0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d0e:	05f8      	lsls	r0, r7, #23
 8007d10:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007d14:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007d18:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007d1c:	d516      	bpl.n	8007d4c <_dtoa_r+0x34c>
 8007d1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d22:	4b80      	ldr	r3, [pc, #512]	@ (8007f24 <_dtoa_r+0x524>)
 8007d24:	2603      	movs	r6, #3
 8007d26:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007d2a:	f7fc fdc3 	bl	80048b4 <__aeabi_ddiv>
 8007d2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d32:	f004 040f 	and.w	r4, r4, #15
 8007d36:	4d7b      	ldr	r5, [pc, #492]	@ (8007f24 <_dtoa_r+0x524>)
 8007d38:	b954      	cbnz	r4, 8007d50 <_dtoa_r+0x350>
 8007d3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d42:	f7fc fdb7 	bl	80048b4 <__aeabi_ddiv>
 8007d46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d4a:	e028      	b.n	8007d9e <_dtoa_r+0x39e>
 8007d4c:	2602      	movs	r6, #2
 8007d4e:	e7f2      	b.n	8007d36 <_dtoa_r+0x336>
 8007d50:	07e1      	lsls	r1, r4, #31
 8007d52:	d508      	bpl.n	8007d66 <_dtoa_r+0x366>
 8007d54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d58:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d5c:	f7fc fc80 	bl	8004660 <__aeabi_dmul>
 8007d60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d64:	3601      	adds	r6, #1
 8007d66:	1064      	asrs	r4, r4, #1
 8007d68:	3508      	adds	r5, #8
 8007d6a:	e7e5      	b.n	8007d38 <_dtoa_r+0x338>
 8007d6c:	f000 80d2 	beq.w	8007f14 <_dtoa_r+0x514>
 8007d70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d74:	427c      	negs	r4, r7
 8007d76:	4b6a      	ldr	r3, [pc, #424]	@ (8007f20 <_dtoa_r+0x520>)
 8007d78:	f004 020f 	and.w	r2, r4, #15
 8007d7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d84:	f7fc fc6c 	bl	8004660 <__aeabi_dmul>
 8007d88:	2602      	movs	r6, #2
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d90:	4d64      	ldr	r5, [pc, #400]	@ (8007f24 <_dtoa_r+0x524>)
 8007d92:	1124      	asrs	r4, r4, #4
 8007d94:	2c00      	cmp	r4, #0
 8007d96:	f040 80b2 	bne.w	8007efe <_dtoa_r+0x4fe>
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d1d3      	bne.n	8007d46 <_dtoa_r+0x346>
 8007d9e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007da2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	f000 80b7 	beq.w	8007f18 <_dtoa_r+0x518>
 8007daa:	2200      	movs	r2, #0
 8007dac:	4620      	mov	r0, r4
 8007dae:	4629      	mov	r1, r5
 8007db0:	4b5d      	ldr	r3, [pc, #372]	@ (8007f28 <_dtoa_r+0x528>)
 8007db2:	f7fc fec7 	bl	8004b44 <__aeabi_dcmplt>
 8007db6:	2800      	cmp	r0, #0
 8007db8:	f000 80ae 	beq.w	8007f18 <_dtoa_r+0x518>
 8007dbc:	9b07      	ldr	r3, [sp, #28]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	f000 80aa 	beq.w	8007f18 <_dtoa_r+0x518>
 8007dc4:	9b08      	ldr	r3, [sp, #32]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	dd37      	ble.n	8007e3a <_dtoa_r+0x43a>
 8007dca:	1e7b      	subs	r3, r7, #1
 8007dcc:	4620      	mov	r0, r4
 8007dce:	9304      	str	r3, [sp, #16]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	4629      	mov	r1, r5
 8007dd4:	4b55      	ldr	r3, [pc, #340]	@ (8007f2c <_dtoa_r+0x52c>)
 8007dd6:	f7fc fc43 	bl	8004660 <__aeabi_dmul>
 8007dda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007dde:	9c08      	ldr	r4, [sp, #32]
 8007de0:	3601      	adds	r6, #1
 8007de2:	4630      	mov	r0, r6
 8007de4:	f7fc fbd2 	bl	800458c <__aeabi_i2d>
 8007de8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007dec:	f7fc fc38 	bl	8004660 <__aeabi_dmul>
 8007df0:	2200      	movs	r2, #0
 8007df2:	4b4f      	ldr	r3, [pc, #316]	@ (8007f30 <_dtoa_r+0x530>)
 8007df4:	f7fc fa7e 	bl	80042f4 <__adddf3>
 8007df8:	4605      	mov	r5, r0
 8007dfa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007dfe:	2c00      	cmp	r4, #0
 8007e00:	f040 809a 	bne.w	8007f38 <_dtoa_r+0x538>
 8007e04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	4b4a      	ldr	r3, [pc, #296]	@ (8007f34 <_dtoa_r+0x534>)
 8007e0c:	f7fc fa70 	bl	80042f0 <__aeabi_dsub>
 8007e10:	4602      	mov	r2, r0
 8007e12:	460b      	mov	r3, r1
 8007e14:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007e18:	462a      	mov	r2, r5
 8007e1a:	4633      	mov	r3, r6
 8007e1c:	f7fc feb0 	bl	8004b80 <__aeabi_dcmpgt>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	f040 828e 	bne.w	8008342 <_dtoa_r+0x942>
 8007e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e2a:	462a      	mov	r2, r5
 8007e2c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007e30:	f7fc fe88 	bl	8004b44 <__aeabi_dcmplt>
 8007e34:	2800      	cmp	r0, #0
 8007e36:	f040 8127 	bne.w	8008088 <_dtoa_r+0x688>
 8007e3a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007e3e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007e42:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f2c0 8163 	blt.w	8008110 <_dtoa_r+0x710>
 8007e4a:	2f0e      	cmp	r7, #14
 8007e4c:	f300 8160 	bgt.w	8008110 <_dtoa_r+0x710>
 8007e50:	4b33      	ldr	r3, [pc, #204]	@ (8007f20 <_dtoa_r+0x520>)
 8007e52:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e56:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007e5a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007e5e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	da03      	bge.n	8007e6c <_dtoa_r+0x46c>
 8007e64:	9b07      	ldr	r3, [sp, #28]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	f340 8100 	ble.w	800806c <_dtoa_r+0x66c>
 8007e6c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007e70:	4656      	mov	r6, sl
 8007e72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e76:	4620      	mov	r0, r4
 8007e78:	4629      	mov	r1, r5
 8007e7a:	f7fc fd1b 	bl	80048b4 <__aeabi_ddiv>
 8007e7e:	f7fc fe9f 	bl	8004bc0 <__aeabi_d2iz>
 8007e82:	4680      	mov	r8, r0
 8007e84:	f7fc fb82 	bl	800458c <__aeabi_i2d>
 8007e88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e8c:	f7fc fbe8 	bl	8004660 <__aeabi_dmul>
 8007e90:	4602      	mov	r2, r0
 8007e92:	460b      	mov	r3, r1
 8007e94:	4620      	mov	r0, r4
 8007e96:	4629      	mov	r1, r5
 8007e98:	f7fc fa2a 	bl	80042f0 <__aeabi_dsub>
 8007e9c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007ea0:	9d07      	ldr	r5, [sp, #28]
 8007ea2:	f806 4b01 	strb.w	r4, [r6], #1
 8007ea6:	eba6 040a 	sub.w	r4, r6, sl
 8007eaa:	42a5      	cmp	r5, r4
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	f040 8116 	bne.w	80080e0 <_dtoa_r+0x6e0>
 8007eb4:	f7fc fa1e 	bl	80042f4 <__adddf3>
 8007eb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ebc:	4604      	mov	r4, r0
 8007ebe:	460d      	mov	r5, r1
 8007ec0:	f7fc fe5e 	bl	8004b80 <__aeabi_dcmpgt>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	f040 80f8 	bne.w	80080ba <_dtoa_r+0x6ba>
 8007eca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ece:	4620      	mov	r0, r4
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	f7fc fe2d 	bl	8004b30 <__aeabi_dcmpeq>
 8007ed6:	b118      	cbz	r0, 8007ee0 <_dtoa_r+0x4e0>
 8007ed8:	f018 0f01 	tst.w	r8, #1
 8007edc:	f040 80ed 	bne.w	80080ba <_dtoa_r+0x6ba>
 8007ee0:	4649      	mov	r1, r9
 8007ee2:	4658      	mov	r0, fp
 8007ee4:	f000 fc92 	bl	800880c <_Bfree>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	7033      	strb	r3, [r6, #0]
 8007eec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007eee:	3701      	adds	r7, #1
 8007ef0:	601f      	str	r7, [r3, #0]
 8007ef2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f000 8320 	beq.w	800853a <_dtoa_r+0xb3a>
 8007efa:	601e      	str	r6, [r3, #0]
 8007efc:	e31d      	b.n	800853a <_dtoa_r+0xb3a>
 8007efe:	07e2      	lsls	r2, r4, #31
 8007f00:	d505      	bpl.n	8007f0e <_dtoa_r+0x50e>
 8007f02:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f06:	f7fc fbab 	bl	8004660 <__aeabi_dmul>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	3601      	adds	r6, #1
 8007f0e:	1064      	asrs	r4, r4, #1
 8007f10:	3508      	adds	r5, #8
 8007f12:	e73f      	b.n	8007d94 <_dtoa_r+0x394>
 8007f14:	2602      	movs	r6, #2
 8007f16:	e742      	b.n	8007d9e <_dtoa_r+0x39e>
 8007f18:	9c07      	ldr	r4, [sp, #28]
 8007f1a:	9704      	str	r7, [sp, #16]
 8007f1c:	e761      	b.n	8007de2 <_dtoa_r+0x3e2>
 8007f1e:	bf00      	nop
 8007f20:	08009b20 	.word	0x08009b20
 8007f24:	08009af8 	.word	0x08009af8
 8007f28:	3ff00000 	.word	0x3ff00000
 8007f2c:	40240000 	.word	0x40240000
 8007f30:	401c0000 	.word	0x401c0000
 8007f34:	40140000 	.word	0x40140000
 8007f38:	4b70      	ldr	r3, [pc, #448]	@ (80080fc <_dtoa_r+0x6fc>)
 8007f3a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007f3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f44:	4454      	add	r4, sl
 8007f46:	2900      	cmp	r1, #0
 8007f48:	d045      	beq.n	8007fd6 <_dtoa_r+0x5d6>
 8007f4a:	2000      	movs	r0, #0
 8007f4c:	496c      	ldr	r1, [pc, #432]	@ (8008100 <_dtoa_r+0x700>)
 8007f4e:	f7fc fcb1 	bl	80048b4 <__aeabi_ddiv>
 8007f52:	4633      	mov	r3, r6
 8007f54:	462a      	mov	r2, r5
 8007f56:	f7fc f9cb 	bl	80042f0 <__aeabi_dsub>
 8007f5a:	4656      	mov	r6, sl
 8007f5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007f60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f64:	f7fc fe2c 	bl	8004bc0 <__aeabi_d2iz>
 8007f68:	4605      	mov	r5, r0
 8007f6a:	f7fc fb0f 	bl	800458c <__aeabi_i2d>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	460b      	mov	r3, r1
 8007f72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f76:	f7fc f9bb 	bl	80042f0 <__aeabi_dsub>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	460b      	mov	r3, r1
 8007f7e:	3530      	adds	r5, #48	@ 0x30
 8007f80:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007f84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007f88:	f806 5b01 	strb.w	r5, [r6], #1
 8007f8c:	f7fc fdda 	bl	8004b44 <__aeabi_dcmplt>
 8007f90:	2800      	cmp	r0, #0
 8007f92:	d163      	bne.n	800805c <_dtoa_r+0x65c>
 8007f94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f98:	2000      	movs	r0, #0
 8007f9a:	495a      	ldr	r1, [pc, #360]	@ (8008104 <_dtoa_r+0x704>)
 8007f9c:	f7fc f9a8 	bl	80042f0 <__aeabi_dsub>
 8007fa0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007fa4:	f7fc fdce 	bl	8004b44 <__aeabi_dcmplt>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	f040 8087 	bne.w	80080bc <_dtoa_r+0x6bc>
 8007fae:	42a6      	cmp	r6, r4
 8007fb0:	f43f af43 	beq.w	8007e3a <_dtoa_r+0x43a>
 8007fb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007fb8:	2200      	movs	r2, #0
 8007fba:	4b53      	ldr	r3, [pc, #332]	@ (8008108 <_dtoa_r+0x708>)
 8007fbc:	f7fc fb50 	bl	8004660 <__aeabi_dmul>
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007fc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fca:	4b4f      	ldr	r3, [pc, #316]	@ (8008108 <_dtoa_r+0x708>)
 8007fcc:	f7fc fb48 	bl	8004660 <__aeabi_dmul>
 8007fd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fd4:	e7c4      	b.n	8007f60 <_dtoa_r+0x560>
 8007fd6:	4631      	mov	r1, r6
 8007fd8:	4628      	mov	r0, r5
 8007fda:	f7fc fb41 	bl	8004660 <__aeabi_dmul>
 8007fde:	4656      	mov	r6, sl
 8007fe0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007fe4:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007fe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fea:	f7fc fde9 	bl	8004bc0 <__aeabi_d2iz>
 8007fee:	4605      	mov	r5, r0
 8007ff0:	f7fc facc 	bl	800458c <__aeabi_i2d>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ffc:	f7fc f978 	bl	80042f0 <__aeabi_dsub>
 8008000:	4602      	mov	r2, r0
 8008002:	460b      	mov	r3, r1
 8008004:	3530      	adds	r5, #48	@ 0x30
 8008006:	f806 5b01 	strb.w	r5, [r6], #1
 800800a:	42a6      	cmp	r6, r4
 800800c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008010:	f04f 0200 	mov.w	r2, #0
 8008014:	d124      	bne.n	8008060 <_dtoa_r+0x660>
 8008016:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800801a:	4b39      	ldr	r3, [pc, #228]	@ (8008100 <_dtoa_r+0x700>)
 800801c:	f7fc f96a 	bl	80042f4 <__adddf3>
 8008020:	4602      	mov	r2, r0
 8008022:	460b      	mov	r3, r1
 8008024:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008028:	f7fc fdaa 	bl	8004b80 <__aeabi_dcmpgt>
 800802c:	2800      	cmp	r0, #0
 800802e:	d145      	bne.n	80080bc <_dtoa_r+0x6bc>
 8008030:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008034:	2000      	movs	r0, #0
 8008036:	4932      	ldr	r1, [pc, #200]	@ (8008100 <_dtoa_r+0x700>)
 8008038:	f7fc f95a 	bl	80042f0 <__aeabi_dsub>
 800803c:	4602      	mov	r2, r0
 800803e:	460b      	mov	r3, r1
 8008040:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008044:	f7fc fd7e 	bl	8004b44 <__aeabi_dcmplt>
 8008048:	2800      	cmp	r0, #0
 800804a:	f43f aef6 	beq.w	8007e3a <_dtoa_r+0x43a>
 800804e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008050:	1e73      	subs	r3, r6, #1
 8008052:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008054:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008058:	2b30      	cmp	r3, #48	@ 0x30
 800805a:	d0f8      	beq.n	800804e <_dtoa_r+0x64e>
 800805c:	9f04      	ldr	r7, [sp, #16]
 800805e:	e73f      	b.n	8007ee0 <_dtoa_r+0x4e0>
 8008060:	4b29      	ldr	r3, [pc, #164]	@ (8008108 <_dtoa_r+0x708>)
 8008062:	f7fc fafd 	bl	8004660 <__aeabi_dmul>
 8008066:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800806a:	e7bc      	b.n	8007fe6 <_dtoa_r+0x5e6>
 800806c:	d10c      	bne.n	8008088 <_dtoa_r+0x688>
 800806e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008072:	2200      	movs	r2, #0
 8008074:	4b25      	ldr	r3, [pc, #148]	@ (800810c <_dtoa_r+0x70c>)
 8008076:	f7fc faf3 	bl	8004660 <__aeabi_dmul>
 800807a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800807e:	f7fc fd75 	bl	8004b6c <__aeabi_dcmpge>
 8008082:	2800      	cmp	r0, #0
 8008084:	f000 815b 	beq.w	800833e <_dtoa_r+0x93e>
 8008088:	2400      	movs	r4, #0
 800808a:	4625      	mov	r5, r4
 800808c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800808e:	4656      	mov	r6, sl
 8008090:	43db      	mvns	r3, r3
 8008092:	9304      	str	r3, [sp, #16]
 8008094:	2700      	movs	r7, #0
 8008096:	4621      	mov	r1, r4
 8008098:	4658      	mov	r0, fp
 800809a:	f000 fbb7 	bl	800880c <_Bfree>
 800809e:	2d00      	cmp	r5, #0
 80080a0:	d0dc      	beq.n	800805c <_dtoa_r+0x65c>
 80080a2:	b12f      	cbz	r7, 80080b0 <_dtoa_r+0x6b0>
 80080a4:	42af      	cmp	r7, r5
 80080a6:	d003      	beq.n	80080b0 <_dtoa_r+0x6b0>
 80080a8:	4639      	mov	r1, r7
 80080aa:	4658      	mov	r0, fp
 80080ac:	f000 fbae 	bl	800880c <_Bfree>
 80080b0:	4629      	mov	r1, r5
 80080b2:	4658      	mov	r0, fp
 80080b4:	f000 fbaa 	bl	800880c <_Bfree>
 80080b8:	e7d0      	b.n	800805c <_dtoa_r+0x65c>
 80080ba:	9704      	str	r7, [sp, #16]
 80080bc:	4633      	mov	r3, r6
 80080be:	461e      	mov	r6, r3
 80080c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080c4:	2a39      	cmp	r2, #57	@ 0x39
 80080c6:	d107      	bne.n	80080d8 <_dtoa_r+0x6d8>
 80080c8:	459a      	cmp	sl, r3
 80080ca:	d1f8      	bne.n	80080be <_dtoa_r+0x6be>
 80080cc:	9a04      	ldr	r2, [sp, #16]
 80080ce:	3201      	adds	r2, #1
 80080d0:	9204      	str	r2, [sp, #16]
 80080d2:	2230      	movs	r2, #48	@ 0x30
 80080d4:	f88a 2000 	strb.w	r2, [sl]
 80080d8:	781a      	ldrb	r2, [r3, #0]
 80080da:	3201      	adds	r2, #1
 80080dc:	701a      	strb	r2, [r3, #0]
 80080de:	e7bd      	b.n	800805c <_dtoa_r+0x65c>
 80080e0:	2200      	movs	r2, #0
 80080e2:	4b09      	ldr	r3, [pc, #36]	@ (8008108 <_dtoa_r+0x708>)
 80080e4:	f7fc fabc 	bl	8004660 <__aeabi_dmul>
 80080e8:	2200      	movs	r2, #0
 80080ea:	2300      	movs	r3, #0
 80080ec:	4604      	mov	r4, r0
 80080ee:	460d      	mov	r5, r1
 80080f0:	f7fc fd1e 	bl	8004b30 <__aeabi_dcmpeq>
 80080f4:	2800      	cmp	r0, #0
 80080f6:	f43f aebc 	beq.w	8007e72 <_dtoa_r+0x472>
 80080fa:	e6f1      	b.n	8007ee0 <_dtoa_r+0x4e0>
 80080fc:	08009b20 	.word	0x08009b20
 8008100:	3fe00000 	.word	0x3fe00000
 8008104:	3ff00000 	.word	0x3ff00000
 8008108:	40240000 	.word	0x40240000
 800810c:	40140000 	.word	0x40140000
 8008110:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008112:	2a00      	cmp	r2, #0
 8008114:	f000 80db 	beq.w	80082ce <_dtoa_r+0x8ce>
 8008118:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800811a:	2a01      	cmp	r2, #1
 800811c:	f300 80bf 	bgt.w	800829e <_dtoa_r+0x89e>
 8008120:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008122:	2a00      	cmp	r2, #0
 8008124:	f000 80b7 	beq.w	8008296 <_dtoa_r+0x896>
 8008128:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800812c:	4646      	mov	r6, r8
 800812e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008130:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008132:	2101      	movs	r1, #1
 8008134:	441a      	add	r2, r3
 8008136:	4658      	mov	r0, fp
 8008138:	4498      	add	r8, r3
 800813a:	9209      	str	r2, [sp, #36]	@ 0x24
 800813c:	f000 fc1a 	bl	8008974 <__i2b>
 8008140:	4605      	mov	r5, r0
 8008142:	b15e      	cbz	r6, 800815c <_dtoa_r+0x75c>
 8008144:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008146:	2b00      	cmp	r3, #0
 8008148:	dd08      	ble.n	800815c <_dtoa_r+0x75c>
 800814a:	42b3      	cmp	r3, r6
 800814c:	bfa8      	it	ge
 800814e:	4633      	movge	r3, r6
 8008150:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008152:	eba8 0803 	sub.w	r8, r8, r3
 8008156:	1af6      	subs	r6, r6, r3
 8008158:	1ad3      	subs	r3, r2, r3
 800815a:	9309      	str	r3, [sp, #36]	@ 0x24
 800815c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800815e:	b1f3      	cbz	r3, 800819e <_dtoa_r+0x79e>
 8008160:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 80b7 	beq.w	80082d6 <_dtoa_r+0x8d6>
 8008168:	b18c      	cbz	r4, 800818e <_dtoa_r+0x78e>
 800816a:	4629      	mov	r1, r5
 800816c:	4622      	mov	r2, r4
 800816e:	4658      	mov	r0, fp
 8008170:	f000 fcbe 	bl	8008af0 <__pow5mult>
 8008174:	464a      	mov	r2, r9
 8008176:	4601      	mov	r1, r0
 8008178:	4605      	mov	r5, r0
 800817a:	4658      	mov	r0, fp
 800817c:	f000 fc10 	bl	80089a0 <__multiply>
 8008180:	4649      	mov	r1, r9
 8008182:	9004      	str	r0, [sp, #16]
 8008184:	4658      	mov	r0, fp
 8008186:	f000 fb41 	bl	800880c <_Bfree>
 800818a:	9b04      	ldr	r3, [sp, #16]
 800818c:	4699      	mov	r9, r3
 800818e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008190:	1b1a      	subs	r2, r3, r4
 8008192:	d004      	beq.n	800819e <_dtoa_r+0x79e>
 8008194:	4649      	mov	r1, r9
 8008196:	4658      	mov	r0, fp
 8008198:	f000 fcaa 	bl	8008af0 <__pow5mult>
 800819c:	4681      	mov	r9, r0
 800819e:	2101      	movs	r1, #1
 80081a0:	4658      	mov	r0, fp
 80081a2:	f000 fbe7 	bl	8008974 <__i2b>
 80081a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081a8:	4604      	mov	r4, r0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	f000 81c9 	beq.w	8008542 <_dtoa_r+0xb42>
 80081b0:	461a      	mov	r2, r3
 80081b2:	4601      	mov	r1, r0
 80081b4:	4658      	mov	r0, fp
 80081b6:	f000 fc9b 	bl	8008af0 <__pow5mult>
 80081ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80081bc:	4604      	mov	r4, r0
 80081be:	2b01      	cmp	r3, #1
 80081c0:	f300 808f 	bgt.w	80082e2 <_dtoa_r+0x8e2>
 80081c4:	9b02      	ldr	r3, [sp, #8]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f040 8087 	bne.w	80082da <_dtoa_r+0x8da>
 80081cc:	9b03      	ldr	r3, [sp, #12]
 80081ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	f040 8083 	bne.w	80082de <_dtoa_r+0x8de>
 80081d8:	9b03      	ldr	r3, [sp, #12]
 80081da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80081de:	0d1b      	lsrs	r3, r3, #20
 80081e0:	051b      	lsls	r3, r3, #20
 80081e2:	b12b      	cbz	r3, 80081f0 <_dtoa_r+0x7f0>
 80081e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081e6:	f108 0801 	add.w	r8, r8, #1
 80081ea:	3301      	adds	r3, #1
 80081ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80081ee:	2301      	movs	r3, #1
 80081f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80081f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	f000 81aa 	beq.w	800854e <_dtoa_r+0xb4e>
 80081fa:	6923      	ldr	r3, [r4, #16]
 80081fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008200:	6918      	ldr	r0, [r3, #16]
 8008202:	f000 fb6b 	bl	80088dc <__hi0bits>
 8008206:	f1c0 0020 	rsb	r0, r0, #32
 800820a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800820c:	4418      	add	r0, r3
 800820e:	f010 001f 	ands.w	r0, r0, #31
 8008212:	d071      	beq.n	80082f8 <_dtoa_r+0x8f8>
 8008214:	f1c0 0320 	rsb	r3, r0, #32
 8008218:	2b04      	cmp	r3, #4
 800821a:	dd65      	ble.n	80082e8 <_dtoa_r+0x8e8>
 800821c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800821e:	f1c0 001c 	rsb	r0, r0, #28
 8008222:	4403      	add	r3, r0
 8008224:	4480      	add	r8, r0
 8008226:	4406      	add	r6, r0
 8008228:	9309      	str	r3, [sp, #36]	@ 0x24
 800822a:	f1b8 0f00 	cmp.w	r8, #0
 800822e:	dd05      	ble.n	800823c <_dtoa_r+0x83c>
 8008230:	4649      	mov	r1, r9
 8008232:	4642      	mov	r2, r8
 8008234:	4658      	mov	r0, fp
 8008236:	f000 fcb5 	bl	8008ba4 <__lshift>
 800823a:	4681      	mov	r9, r0
 800823c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800823e:	2b00      	cmp	r3, #0
 8008240:	dd05      	ble.n	800824e <_dtoa_r+0x84e>
 8008242:	4621      	mov	r1, r4
 8008244:	461a      	mov	r2, r3
 8008246:	4658      	mov	r0, fp
 8008248:	f000 fcac 	bl	8008ba4 <__lshift>
 800824c:	4604      	mov	r4, r0
 800824e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008250:	2b00      	cmp	r3, #0
 8008252:	d053      	beq.n	80082fc <_dtoa_r+0x8fc>
 8008254:	4621      	mov	r1, r4
 8008256:	4648      	mov	r0, r9
 8008258:	f000 fd10 	bl	8008c7c <__mcmp>
 800825c:	2800      	cmp	r0, #0
 800825e:	da4d      	bge.n	80082fc <_dtoa_r+0x8fc>
 8008260:	1e7b      	subs	r3, r7, #1
 8008262:	4649      	mov	r1, r9
 8008264:	9304      	str	r3, [sp, #16]
 8008266:	220a      	movs	r2, #10
 8008268:	2300      	movs	r3, #0
 800826a:	4658      	mov	r0, fp
 800826c:	f000 faf0 	bl	8008850 <__multadd>
 8008270:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008272:	4681      	mov	r9, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	f000 816c 	beq.w	8008552 <_dtoa_r+0xb52>
 800827a:	2300      	movs	r3, #0
 800827c:	4629      	mov	r1, r5
 800827e:	220a      	movs	r2, #10
 8008280:	4658      	mov	r0, fp
 8008282:	f000 fae5 	bl	8008850 <__multadd>
 8008286:	9b08      	ldr	r3, [sp, #32]
 8008288:	4605      	mov	r5, r0
 800828a:	2b00      	cmp	r3, #0
 800828c:	dc61      	bgt.n	8008352 <_dtoa_r+0x952>
 800828e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008290:	2b02      	cmp	r3, #2
 8008292:	dc3b      	bgt.n	800830c <_dtoa_r+0x90c>
 8008294:	e05d      	b.n	8008352 <_dtoa_r+0x952>
 8008296:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008298:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800829c:	e746      	b.n	800812c <_dtoa_r+0x72c>
 800829e:	9b07      	ldr	r3, [sp, #28]
 80082a0:	1e5c      	subs	r4, r3, #1
 80082a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082a4:	42a3      	cmp	r3, r4
 80082a6:	bfbf      	itttt	lt
 80082a8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80082aa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80082ac:	1ae3      	sublt	r3, r4, r3
 80082ae:	18d2      	addlt	r2, r2, r3
 80082b0:	bfa8      	it	ge
 80082b2:	1b1c      	subge	r4, r3, r4
 80082b4:	9b07      	ldr	r3, [sp, #28]
 80082b6:	bfbe      	ittt	lt
 80082b8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80082ba:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80082bc:	2400      	movlt	r4, #0
 80082be:	2b00      	cmp	r3, #0
 80082c0:	bfb5      	itete	lt
 80082c2:	eba8 0603 	sublt.w	r6, r8, r3
 80082c6:	4646      	movge	r6, r8
 80082c8:	2300      	movlt	r3, #0
 80082ca:	9b07      	ldrge	r3, [sp, #28]
 80082cc:	e730      	b.n	8008130 <_dtoa_r+0x730>
 80082ce:	4646      	mov	r6, r8
 80082d0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80082d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80082d4:	e735      	b.n	8008142 <_dtoa_r+0x742>
 80082d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80082d8:	e75c      	b.n	8008194 <_dtoa_r+0x794>
 80082da:	2300      	movs	r3, #0
 80082dc:	e788      	b.n	80081f0 <_dtoa_r+0x7f0>
 80082de:	9b02      	ldr	r3, [sp, #8]
 80082e0:	e786      	b.n	80081f0 <_dtoa_r+0x7f0>
 80082e2:	2300      	movs	r3, #0
 80082e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80082e6:	e788      	b.n	80081fa <_dtoa_r+0x7fa>
 80082e8:	d09f      	beq.n	800822a <_dtoa_r+0x82a>
 80082ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082ec:	331c      	adds	r3, #28
 80082ee:	441a      	add	r2, r3
 80082f0:	4498      	add	r8, r3
 80082f2:	441e      	add	r6, r3
 80082f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80082f6:	e798      	b.n	800822a <_dtoa_r+0x82a>
 80082f8:	4603      	mov	r3, r0
 80082fa:	e7f6      	b.n	80082ea <_dtoa_r+0x8ea>
 80082fc:	9b07      	ldr	r3, [sp, #28]
 80082fe:	9704      	str	r7, [sp, #16]
 8008300:	2b00      	cmp	r3, #0
 8008302:	dc20      	bgt.n	8008346 <_dtoa_r+0x946>
 8008304:	9308      	str	r3, [sp, #32]
 8008306:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008308:	2b02      	cmp	r3, #2
 800830a:	dd1e      	ble.n	800834a <_dtoa_r+0x94a>
 800830c:	9b08      	ldr	r3, [sp, #32]
 800830e:	2b00      	cmp	r3, #0
 8008310:	f47f aebc 	bne.w	800808c <_dtoa_r+0x68c>
 8008314:	4621      	mov	r1, r4
 8008316:	2205      	movs	r2, #5
 8008318:	4658      	mov	r0, fp
 800831a:	f000 fa99 	bl	8008850 <__multadd>
 800831e:	4601      	mov	r1, r0
 8008320:	4604      	mov	r4, r0
 8008322:	4648      	mov	r0, r9
 8008324:	f000 fcaa 	bl	8008c7c <__mcmp>
 8008328:	2800      	cmp	r0, #0
 800832a:	f77f aeaf 	ble.w	800808c <_dtoa_r+0x68c>
 800832e:	2331      	movs	r3, #49	@ 0x31
 8008330:	4656      	mov	r6, sl
 8008332:	f806 3b01 	strb.w	r3, [r6], #1
 8008336:	9b04      	ldr	r3, [sp, #16]
 8008338:	3301      	adds	r3, #1
 800833a:	9304      	str	r3, [sp, #16]
 800833c:	e6aa      	b.n	8008094 <_dtoa_r+0x694>
 800833e:	9c07      	ldr	r4, [sp, #28]
 8008340:	9704      	str	r7, [sp, #16]
 8008342:	4625      	mov	r5, r4
 8008344:	e7f3      	b.n	800832e <_dtoa_r+0x92e>
 8008346:	9b07      	ldr	r3, [sp, #28]
 8008348:	9308      	str	r3, [sp, #32]
 800834a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8104 	beq.w	800855a <_dtoa_r+0xb5a>
 8008352:	2e00      	cmp	r6, #0
 8008354:	dd05      	ble.n	8008362 <_dtoa_r+0x962>
 8008356:	4629      	mov	r1, r5
 8008358:	4632      	mov	r2, r6
 800835a:	4658      	mov	r0, fp
 800835c:	f000 fc22 	bl	8008ba4 <__lshift>
 8008360:	4605      	mov	r5, r0
 8008362:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008364:	2b00      	cmp	r3, #0
 8008366:	d05a      	beq.n	800841e <_dtoa_r+0xa1e>
 8008368:	4658      	mov	r0, fp
 800836a:	6869      	ldr	r1, [r5, #4]
 800836c:	f000 fa0e 	bl	800878c <_Balloc>
 8008370:	4606      	mov	r6, r0
 8008372:	b928      	cbnz	r0, 8008380 <_dtoa_r+0x980>
 8008374:	4602      	mov	r2, r0
 8008376:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800837a:	4b83      	ldr	r3, [pc, #524]	@ (8008588 <_dtoa_r+0xb88>)
 800837c:	f7ff bb54 	b.w	8007a28 <_dtoa_r+0x28>
 8008380:	692a      	ldr	r2, [r5, #16]
 8008382:	f105 010c 	add.w	r1, r5, #12
 8008386:	3202      	adds	r2, #2
 8008388:	0092      	lsls	r2, r2, #2
 800838a:	300c      	adds	r0, #12
 800838c:	f000 ffa8 	bl	80092e0 <memcpy>
 8008390:	2201      	movs	r2, #1
 8008392:	4631      	mov	r1, r6
 8008394:	4658      	mov	r0, fp
 8008396:	f000 fc05 	bl	8008ba4 <__lshift>
 800839a:	462f      	mov	r7, r5
 800839c:	4605      	mov	r5, r0
 800839e:	f10a 0301 	add.w	r3, sl, #1
 80083a2:	9307      	str	r3, [sp, #28]
 80083a4:	9b08      	ldr	r3, [sp, #32]
 80083a6:	4453      	add	r3, sl
 80083a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083aa:	9b02      	ldr	r3, [sp, #8]
 80083ac:	f003 0301 	and.w	r3, r3, #1
 80083b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80083b2:	9b07      	ldr	r3, [sp, #28]
 80083b4:	4621      	mov	r1, r4
 80083b6:	3b01      	subs	r3, #1
 80083b8:	4648      	mov	r0, r9
 80083ba:	9302      	str	r3, [sp, #8]
 80083bc:	f7ff fa95 	bl	80078ea <quorem>
 80083c0:	4639      	mov	r1, r7
 80083c2:	9008      	str	r0, [sp, #32]
 80083c4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80083c8:	4648      	mov	r0, r9
 80083ca:	f000 fc57 	bl	8008c7c <__mcmp>
 80083ce:	462a      	mov	r2, r5
 80083d0:	9009      	str	r0, [sp, #36]	@ 0x24
 80083d2:	4621      	mov	r1, r4
 80083d4:	4658      	mov	r0, fp
 80083d6:	f000 fc6d 	bl	8008cb4 <__mdiff>
 80083da:	68c2      	ldr	r2, [r0, #12]
 80083dc:	4606      	mov	r6, r0
 80083de:	bb02      	cbnz	r2, 8008422 <_dtoa_r+0xa22>
 80083e0:	4601      	mov	r1, r0
 80083e2:	4648      	mov	r0, r9
 80083e4:	f000 fc4a 	bl	8008c7c <__mcmp>
 80083e8:	4602      	mov	r2, r0
 80083ea:	4631      	mov	r1, r6
 80083ec:	4658      	mov	r0, fp
 80083ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80083f0:	f000 fa0c 	bl	800880c <_Bfree>
 80083f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80083f6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80083f8:	9e07      	ldr	r6, [sp, #28]
 80083fa:	ea43 0102 	orr.w	r1, r3, r2
 80083fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008400:	4319      	orrs	r1, r3
 8008402:	d110      	bne.n	8008426 <_dtoa_r+0xa26>
 8008404:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008408:	d029      	beq.n	800845e <_dtoa_r+0xa5e>
 800840a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800840c:	2b00      	cmp	r3, #0
 800840e:	dd02      	ble.n	8008416 <_dtoa_r+0xa16>
 8008410:	9b08      	ldr	r3, [sp, #32]
 8008412:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008416:	9b02      	ldr	r3, [sp, #8]
 8008418:	f883 8000 	strb.w	r8, [r3]
 800841c:	e63b      	b.n	8008096 <_dtoa_r+0x696>
 800841e:	4628      	mov	r0, r5
 8008420:	e7bb      	b.n	800839a <_dtoa_r+0x99a>
 8008422:	2201      	movs	r2, #1
 8008424:	e7e1      	b.n	80083ea <_dtoa_r+0x9ea>
 8008426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008428:	2b00      	cmp	r3, #0
 800842a:	db04      	blt.n	8008436 <_dtoa_r+0xa36>
 800842c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800842e:	430b      	orrs	r3, r1
 8008430:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008432:	430b      	orrs	r3, r1
 8008434:	d120      	bne.n	8008478 <_dtoa_r+0xa78>
 8008436:	2a00      	cmp	r2, #0
 8008438:	dded      	ble.n	8008416 <_dtoa_r+0xa16>
 800843a:	4649      	mov	r1, r9
 800843c:	2201      	movs	r2, #1
 800843e:	4658      	mov	r0, fp
 8008440:	f000 fbb0 	bl	8008ba4 <__lshift>
 8008444:	4621      	mov	r1, r4
 8008446:	4681      	mov	r9, r0
 8008448:	f000 fc18 	bl	8008c7c <__mcmp>
 800844c:	2800      	cmp	r0, #0
 800844e:	dc03      	bgt.n	8008458 <_dtoa_r+0xa58>
 8008450:	d1e1      	bne.n	8008416 <_dtoa_r+0xa16>
 8008452:	f018 0f01 	tst.w	r8, #1
 8008456:	d0de      	beq.n	8008416 <_dtoa_r+0xa16>
 8008458:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800845c:	d1d8      	bne.n	8008410 <_dtoa_r+0xa10>
 800845e:	2339      	movs	r3, #57	@ 0x39
 8008460:	9a02      	ldr	r2, [sp, #8]
 8008462:	7013      	strb	r3, [r2, #0]
 8008464:	4633      	mov	r3, r6
 8008466:	461e      	mov	r6, r3
 8008468:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800846c:	3b01      	subs	r3, #1
 800846e:	2a39      	cmp	r2, #57	@ 0x39
 8008470:	d052      	beq.n	8008518 <_dtoa_r+0xb18>
 8008472:	3201      	adds	r2, #1
 8008474:	701a      	strb	r2, [r3, #0]
 8008476:	e60e      	b.n	8008096 <_dtoa_r+0x696>
 8008478:	2a00      	cmp	r2, #0
 800847a:	dd07      	ble.n	800848c <_dtoa_r+0xa8c>
 800847c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008480:	d0ed      	beq.n	800845e <_dtoa_r+0xa5e>
 8008482:	9a02      	ldr	r2, [sp, #8]
 8008484:	f108 0301 	add.w	r3, r8, #1
 8008488:	7013      	strb	r3, [r2, #0]
 800848a:	e604      	b.n	8008096 <_dtoa_r+0x696>
 800848c:	9b07      	ldr	r3, [sp, #28]
 800848e:	9a07      	ldr	r2, [sp, #28]
 8008490:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008494:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008496:	4293      	cmp	r3, r2
 8008498:	d028      	beq.n	80084ec <_dtoa_r+0xaec>
 800849a:	4649      	mov	r1, r9
 800849c:	2300      	movs	r3, #0
 800849e:	220a      	movs	r2, #10
 80084a0:	4658      	mov	r0, fp
 80084a2:	f000 f9d5 	bl	8008850 <__multadd>
 80084a6:	42af      	cmp	r7, r5
 80084a8:	4681      	mov	r9, r0
 80084aa:	f04f 0300 	mov.w	r3, #0
 80084ae:	f04f 020a 	mov.w	r2, #10
 80084b2:	4639      	mov	r1, r7
 80084b4:	4658      	mov	r0, fp
 80084b6:	d107      	bne.n	80084c8 <_dtoa_r+0xac8>
 80084b8:	f000 f9ca 	bl	8008850 <__multadd>
 80084bc:	4607      	mov	r7, r0
 80084be:	4605      	mov	r5, r0
 80084c0:	9b07      	ldr	r3, [sp, #28]
 80084c2:	3301      	adds	r3, #1
 80084c4:	9307      	str	r3, [sp, #28]
 80084c6:	e774      	b.n	80083b2 <_dtoa_r+0x9b2>
 80084c8:	f000 f9c2 	bl	8008850 <__multadd>
 80084cc:	4629      	mov	r1, r5
 80084ce:	4607      	mov	r7, r0
 80084d0:	2300      	movs	r3, #0
 80084d2:	220a      	movs	r2, #10
 80084d4:	4658      	mov	r0, fp
 80084d6:	f000 f9bb 	bl	8008850 <__multadd>
 80084da:	4605      	mov	r5, r0
 80084dc:	e7f0      	b.n	80084c0 <_dtoa_r+0xac0>
 80084de:	9b08      	ldr	r3, [sp, #32]
 80084e0:	2700      	movs	r7, #0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	bfcc      	ite	gt
 80084e6:	461e      	movgt	r6, r3
 80084e8:	2601      	movle	r6, #1
 80084ea:	4456      	add	r6, sl
 80084ec:	4649      	mov	r1, r9
 80084ee:	2201      	movs	r2, #1
 80084f0:	4658      	mov	r0, fp
 80084f2:	f000 fb57 	bl	8008ba4 <__lshift>
 80084f6:	4621      	mov	r1, r4
 80084f8:	4681      	mov	r9, r0
 80084fa:	f000 fbbf 	bl	8008c7c <__mcmp>
 80084fe:	2800      	cmp	r0, #0
 8008500:	dcb0      	bgt.n	8008464 <_dtoa_r+0xa64>
 8008502:	d102      	bne.n	800850a <_dtoa_r+0xb0a>
 8008504:	f018 0f01 	tst.w	r8, #1
 8008508:	d1ac      	bne.n	8008464 <_dtoa_r+0xa64>
 800850a:	4633      	mov	r3, r6
 800850c:	461e      	mov	r6, r3
 800850e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008512:	2a30      	cmp	r2, #48	@ 0x30
 8008514:	d0fa      	beq.n	800850c <_dtoa_r+0xb0c>
 8008516:	e5be      	b.n	8008096 <_dtoa_r+0x696>
 8008518:	459a      	cmp	sl, r3
 800851a:	d1a4      	bne.n	8008466 <_dtoa_r+0xa66>
 800851c:	9b04      	ldr	r3, [sp, #16]
 800851e:	3301      	adds	r3, #1
 8008520:	9304      	str	r3, [sp, #16]
 8008522:	2331      	movs	r3, #49	@ 0x31
 8008524:	f88a 3000 	strb.w	r3, [sl]
 8008528:	e5b5      	b.n	8008096 <_dtoa_r+0x696>
 800852a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800852c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800858c <_dtoa_r+0xb8c>
 8008530:	b11b      	cbz	r3, 800853a <_dtoa_r+0xb3a>
 8008532:	f10a 0308 	add.w	r3, sl, #8
 8008536:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008538:	6013      	str	r3, [r2, #0]
 800853a:	4650      	mov	r0, sl
 800853c:	b017      	add	sp, #92	@ 0x5c
 800853e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008542:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008544:	2b01      	cmp	r3, #1
 8008546:	f77f ae3d 	ble.w	80081c4 <_dtoa_r+0x7c4>
 800854a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800854c:	930a      	str	r3, [sp, #40]	@ 0x28
 800854e:	2001      	movs	r0, #1
 8008550:	e65b      	b.n	800820a <_dtoa_r+0x80a>
 8008552:	9b08      	ldr	r3, [sp, #32]
 8008554:	2b00      	cmp	r3, #0
 8008556:	f77f aed6 	ble.w	8008306 <_dtoa_r+0x906>
 800855a:	4656      	mov	r6, sl
 800855c:	4621      	mov	r1, r4
 800855e:	4648      	mov	r0, r9
 8008560:	f7ff f9c3 	bl	80078ea <quorem>
 8008564:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008568:	9b08      	ldr	r3, [sp, #32]
 800856a:	f806 8b01 	strb.w	r8, [r6], #1
 800856e:	eba6 020a 	sub.w	r2, r6, sl
 8008572:	4293      	cmp	r3, r2
 8008574:	ddb3      	ble.n	80084de <_dtoa_r+0xade>
 8008576:	4649      	mov	r1, r9
 8008578:	2300      	movs	r3, #0
 800857a:	220a      	movs	r2, #10
 800857c:	4658      	mov	r0, fp
 800857e:	f000 f967 	bl	8008850 <__multadd>
 8008582:	4681      	mov	r9, r0
 8008584:	e7ea      	b.n	800855c <_dtoa_r+0xb5c>
 8008586:	bf00      	nop
 8008588:	08009a7d 	.word	0x08009a7d
 800858c:	08009a01 	.word	0x08009a01

08008590 <_free_r>:
 8008590:	b538      	push	{r3, r4, r5, lr}
 8008592:	4605      	mov	r5, r0
 8008594:	2900      	cmp	r1, #0
 8008596:	d040      	beq.n	800861a <_free_r+0x8a>
 8008598:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800859c:	1f0c      	subs	r4, r1, #4
 800859e:	2b00      	cmp	r3, #0
 80085a0:	bfb8      	it	lt
 80085a2:	18e4      	addlt	r4, r4, r3
 80085a4:	f000 f8e6 	bl	8008774 <__malloc_lock>
 80085a8:	4a1c      	ldr	r2, [pc, #112]	@ (800861c <_free_r+0x8c>)
 80085aa:	6813      	ldr	r3, [r2, #0]
 80085ac:	b933      	cbnz	r3, 80085bc <_free_r+0x2c>
 80085ae:	6063      	str	r3, [r4, #4]
 80085b0:	6014      	str	r4, [r2, #0]
 80085b2:	4628      	mov	r0, r5
 80085b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085b8:	f000 b8e2 	b.w	8008780 <__malloc_unlock>
 80085bc:	42a3      	cmp	r3, r4
 80085be:	d908      	bls.n	80085d2 <_free_r+0x42>
 80085c0:	6820      	ldr	r0, [r4, #0]
 80085c2:	1821      	adds	r1, r4, r0
 80085c4:	428b      	cmp	r3, r1
 80085c6:	bf01      	itttt	eq
 80085c8:	6819      	ldreq	r1, [r3, #0]
 80085ca:	685b      	ldreq	r3, [r3, #4]
 80085cc:	1809      	addeq	r1, r1, r0
 80085ce:	6021      	streq	r1, [r4, #0]
 80085d0:	e7ed      	b.n	80085ae <_free_r+0x1e>
 80085d2:	461a      	mov	r2, r3
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	b10b      	cbz	r3, 80085dc <_free_r+0x4c>
 80085d8:	42a3      	cmp	r3, r4
 80085da:	d9fa      	bls.n	80085d2 <_free_r+0x42>
 80085dc:	6811      	ldr	r1, [r2, #0]
 80085de:	1850      	adds	r0, r2, r1
 80085e0:	42a0      	cmp	r0, r4
 80085e2:	d10b      	bne.n	80085fc <_free_r+0x6c>
 80085e4:	6820      	ldr	r0, [r4, #0]
 80085e6:	4401      	add	r1, r0
 80085e8:	1850      	adds	r0, r2, r1
 80085ea:	4283      	cmp	r3, r0
 80085ec:	6011      	str	r1, [r2, #0]
 80085ee:	d1e0      	bne.n	80085b2 <_free_r+0x22>
 80085f0:	6818      	ldr	r0, [r3, #0]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	4408      	add	r0, r1
 80085f6:	6010      	str	r0, [r2, #0]
 80085f8:	6053      	str	r3, [r2, #4]
 80085fa:	e7da      	b.n	80085b2 <_free_r+0x22>
 80085fc:	d902      	bls.n	8008604 <_free_r+0x74>
 80085fe:	230c      	movs	r3, #12
 8008600:	602b      	str	r3, [r5, #0]
 8008602:	e7d6      	b.n	80085b2 <_free_r+0x22>
 8008604:	6820      	ldr	r0, [r4, #0]
 8008606:	1821      	adds	r1, r4, r0
 8008608:	428b      	cmp	r3, r1
 800860a:	bf01      	itttt	eq
 800860c:	6819      	ldreq	r1, [r3, #0]
 800860e:	685b      	ldreq	r3, [r3, #4]
 8008610:	1809      	addeq	r1, r1, r0
 8008612:	6021      	streq	r1, [r4, #0]
 8008614:	6063      	str	r3, [r4, #4]
 8008616:	6054      	str	r4, [r2, #4]
 8008618:	e7cb      	b.n	80085b2 <_free_r+0x22>
 800861a:	bd38      	pop	{r3, r4, r5, pc}
 800861c:	200006ec 	.word	0x200006ec

08008620 <malloc>:
 8008620:	4b02      	ldr	r3, [pc, #8]	@ (800862c <malloc+0xc>)
 8008622:	4601      	mov	r1, r0
 8008624:	6818      	ldr	r0, [r3, #0]
 8008626:	f000 b825 	b.w	8008674 <_malloc_r>
 800862a:	bf00      	nop
 800862c:	200000d0 	.word	0x200000d0

08008630 <sbrk_aligned>:
 8008630:	b570      	push	{r4, r5, r6, lr}
 8008632:	4e0f      	ldr	r6, [pc, #60]	@ (8008670 <sbrk_aligned+0x40>)
 8008634:	460c      	mov	r4, r1
 8008636:	6831      	ldr	r1, [r6, #0]
 8008638:	4605      	mov	r5, r0
 800863a:	b911      	cbnz	r1, 8008642 <sbrk_aligned+0x12>
 800863c:	f000 fe40 	bl	80092c0 <_sbrk_r>
 8008640:	6030      	str	r0, [r6, #0]
 8008642:	4621      	mov	r1, r4
 8008644:	4628      	mov	r0, r5
 8008646:	f000 fe3b 	bl	80092c0 <_sbrk_r>
 800864a:	1c43      	adds	r3, r0, #1
 800864c:	d103      	bne.n	8008656 <sbrk_aligned+0x26>
 800864e:	f04f 34ff 	mov.w	r4, #4294967295
 8008652:	4620      	mov	r0, r4
 8008654:	bd70      	pop	{r4, r5, r6, pc}
 8008656:	1cc4      	adds	r4, r0, #3
 8008658:	f024 0403 	bic.w	r4, r4, #3
 800865c:	42a0      	cmp	r0, r4
 800865e:	d0f8      	beq.n	8008652 <sbrk_aligned+0x22>
 8008660:	1a21      	subs	r1, r4, r0
 8008662:	4628      	mov	r0, r5
 8008664:	f000 fe2c 	bl	80092c0 <_sbrk_r>
 8008668:	3001      	adds	r0, #1
 800866a:	d1f2      	bne.n	8008652 <sbrk_aligned+0x22>
 800866c:	e7ef      	b.n	800864e <sbrk_aligned+0x1e>
 800866e:	bf00      	nop
 8008670:	200006e8 	.word	0x200006e8

08008674 <_malloc_r>:
 8008674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008678:	1ccd      	adds	r5, r1, #3
 800867a:	f025 0503 	bic.w	r5, r5, #3
 800867e:	3508      	adds	r5, #8
 8008680:	2d0c      	cmp	r5, #12
 8008682:	bf38      	it	cc
 8008684:	250c      	movcc	r5, #12
 8008686:	2d00      	cmp	r5, #0
 8008688:	4606      	mov	r6, r0
 800868a:	db01      	blt.n	8008690 <_malloc_r+0x1c>
 800868c:	42a9      	cmp	r1, r5
 800868e:	d904      	bls.n	800869a <_malloc_r+0x26>
 8008690:	230c      	movs	r3, #12
 8008692:	6033      	str	r3, [r6, #0]
 8008694:	2000      	movs	r0, #0
 8008696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800869a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008770 <_malloc_r+0xfc>
 800869e:	f000 f869 	bl	8008774 <__malloc_lock>
 80086a2:	f8d8 3000 	ldr.w	r3, [r8]
 80086a6:	461c      	mov	r4, r3
 80086a8:	bb44      	cbnz	r4, 80086fc <_malloc_r+0x88>
 80086aa:	4629      	mov	r1, r5
 80086ac:	4630      	mov	r0, r6
 80086ae:	f7ff ffbf 	bl	8008630 <sbrk_aligned>
 80086b2:	1c43      	adds	r3, r0, #1
 80086b4:	4604      	mov	r4, r0
 80086b6:	d158      	bne.n	800876a <_malloc_r+0xf6>
 80086b8:	f8d8 4000 	ldr.w	r4, [r8]
 80086bc:	4627      	mov	r7, r4
 80086be:	2f00      	cmp	r7, #0
 80086c0:	d143      	bne.n	800874a <_malloc_r+0xd6>
 80086c2:	2c00      	cmp	r4, #0
 80086c4:	d04b      	beq.n	800875e <_malloc_r+0xea>
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	4639      	mov	r1, r7
 80086ca:	4630      	mov	r0, r6
 80086cc:	eb04 0903 	add.w	r9, r4, r3
 80086d0:	f000 fdf6 	bl	80092c0 <_sbrk_r>
 80086d4:	4581      	cmp	r9, r0
 80086d6:	d142      	bne.n	800875e <_malloc_r+0xea>
 80086d8:	6821      	ldr	r1, [r4, #0]
 80086da:	4630      	mov	r0, r6
 80086dc:	1a6d      	subs	r5, r5, r1
 80086de:	4629      	mov	r1, r5
 80086e0:	f7ff ffa6 	bl	8008630 <sbrk_aligned>
 80086e4:	3001      	adds	r0, #1
 80086e6:	d03a      	beq.n	800875e <_malloc_r+0xea>
 80086e8:	6823      	ldr	r3, [r4, #0]
 80086ea:	442b      	add	r3, r5
 80086ec:	6023      	str	r3, [r4, #0]
 80086ee:	f8d8 3000 	ldr.w	r3, [r8]
 80086f2:	685a      	ldr	r2, [r3, #4]
 80086f4:	bb62      	cbnz	r2, 8008750 <_malloc_r+0xdc>
 80086f6:	f8c8 7000 	str.w	r7, [r8]
 80086fa:	e00f      	b.n	800871c <_malloc_r+0xa8>
 80086fc:	6822      	ldr	r2, [r4, #0]
 80086fe:	1b52      	subs	r2, r2, r5
 8008700:	d420      	bmi.n	8008744 <_malloc_r+0xd0>
 8008702:	2a0b      	cmp	r2, #11
 8008704:	d917      	bls.n	8008736 <_malloc_r+0xc2>
 8008706:	1961      	adds	r1, r4, r5
 8008708:	42a3      	cmp	r3, r4
 800870a:	6025      	str	r5, [r4, #0]
 800870c:	bf18      	it	ne
 800870e:	6059      	strne	r1, [r3, #4]
 8008710:	6863      	ldr	r3, [r4, #4]
 8008712:	bf08      	it	eq
 8008714:	f8c8 1000 	streq.w	r1, [r8]
 8008718:	5162      	str	r2, [r4, r5]
 800871a:	604b      	str	r3, [r1, #4]
 800871c:	4630      	mov	r0, r6
 800871e:	f000 f82f 	bl	8008780 <__malloc_unlock>
 8008722:	f104 000b 	add.w	r0, r4, #11
 8008726:	1d23      	adds	r3, r4, #4
 8008728:	f020 0007 	bic.w	r0, r0, #7
 800872c:	1ac2      	subs	r2, r0, r3
 800872e:	bf1c      	itt	ne
 8008730:	1a1b      	subne	r3, r3, r0
 8008732:	50a3      	strne	r3, [r4, r2]
 8008734:	e7af      	b.n	8008696 <_malloc_r+0x22>
 8008736:	6862      	ldr	r2, [r4, #4]
 8008738:	42a3      	cmp	r3, r4
 800873a:	bf0c      	ite	eq
 800873c:	f8c8 2000 	streq.w	r2, [r8]
 8008740:	605a      	strne	r2, [r3, #4]
 8008742:	e7eb      	b.n	800871c <_malloc_r+0xa8>
 8008744:	4623      	mov	r3, r4
 8008746:	6864      	ldr	r4, [r4, #4]
 8008748:	e7ae      	b.n	80086a8 <_malloc_r+0x34>
 800874a:	463c      	mov	r4, r7
 800874c:	687f      	ldr	r7, [r7, #4]
 800874e:	e7b6      	b.n	80086be <_malloc_r+0x4a>
 8008750:	461a      	mov	r2, r3
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	42a3      	cmp	r3, r4
 8008756:	d1fb      	bne.n	8008750 <_malloc_r+0xdc>
 8008758:	2300      	movs	r3, #0
 800875a:	6053      	str	r3, [r2, #4]
 800875c:	e7de      	b.n	800871c <_malloc_r+0xa8>
 800875e:	230c      	movs	r3, #12
 8008760:	4630      	mov	r0, r6
 8008762:	6033      	str	r3, [r6, #0]
 8008764:	f000 f80c 	bl	8008780 <__malloc_unlock>
 8008768:	e794      	b.n	8008694 <_malloc_r+0x20>
 800876a:	6005      	str	r5, [r0, #0]
 800876c:	e7d6      	b.n	800871c <_malloc_r+0xa8>
 800876e:	bf00      	nop
 8008770:	200006ec 	.word	0x200006ec

08008774 <__malloc_lock>:
 8008774:	4801      	ldr	r0, [pc, #4]	@ (800877c <__malloc_lock+0x8>)
 8008776:	f7ff b8a8 	b.w	80078ca <__retarget_lock_acquire_recursive>
 800877a:	bf00      	nop
 800877c:	200006e4 	.word	0x200006e4

08008780 <__malloc_unlock>:
 8008780:	4801      	ldr	r0, [pc, #4]	@ (8008788 <__malloc_unlock+0x8>)
 8008782:	f7ff b8a3 	b.w	80078cc <__retarget_lock_release_recursive>
 8008786:	bf00      	nop
 8008788:	200006e4 	.word	0x200006e4

0800878c <_Balloc>:
 800878c:	b570      	push	{r4, r5, r6, lr}
 800878e:	69c6      	ldr	r6, [r0, #28]
 8008790:	4604      	mov	r4, r0
 8008792:	460d      	mov	r5, r1
 8008794:	b976      	cbnz	r6, 80087b4 <_Balloc+0x28>
 8008796:	2010      	movs	r0, #16
 8008798:	f7ff ff42 	bl	8008620 <malloc>
 800879c:	4602      	mov	r2, r0
 800879e:	61e0      	str	r0, [r4, #28]
 80087a0:	b920      	cbnz	r0, 80087ac <_Balloc+0x20>
 80087a2:	216b      	movs	r1, #107	@ 0x6b
 80087a4:	4b17      	ldr	r3, [pc, #92]	@ (8008804 <_Balloc+0x78>)
 80087a6:	4818      	ldr	r0, [pc, #96]	@ (8008808 <_Balloc+0x7c>)
 80087a8:	f000 fda8 	bl	80092fc <__assert_func>
 80087ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087b0:	6006      	str	r6, [r0, #0]
 80087b2:	60c6      	str	r6, [r0, #12]
 80087b4:	69e6      	ldr	r6, [r4, #28]
 80087b6:	68f3      	ldr	r3, [r6, #12]
 80087b8:	b183      	cbz	r3, 80087dc <_Balloc+0x50>
 80087ba:	69e3      	ldr	r3, [r4, #28]
 80087bc:	68db      	ldr	r3, [r3, #12]
 80087be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80087c2:	b9b8      	cbnz	r0, 80087f4 <_Balloc+0x68>
 80087c4:	2101      	movs	r1, #1
 80087c6:	fa01 f605 	lsl.w	r6, r1, r5
 80087ca:	1d72      	adds	r2, r6, #5
 80087cc:	4620      	mov	r0, r4
 80087ce:	0092      	lsls	r2, r2, #2
 80087d0:	f000 fdb2 	bl	8009338 <_calloc_r>
 80087d4:	b160      	cbz	r0, 80087f0 <_Balloc+0x64>
 80087d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80087da:	e00e      	b.n	80087fa <_Balloc+0x6e>
 80087dc:	2221      	movs	r2, #33	@ 0x21
 80087de:	2104      	movs	r1, #4
 80087e0:	4620      	mov	r0, r4
 80087e2:	f000 fda9 	bl	8009338 <_calloc_r>
 80087e6:	69e3      	ldr	r3, [r4, #28]
 80087e8:	60f0      	str	r0, [r6, #12]
 80087ea:	68db      	ldr	r3, [r3, #12]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d1e4      	bne.n	80087ba <_Balloc+0x2e>
 80087f0:	2000      	movs	r0, #0
 80087f2:	bd70      	pop	{r4, r5, r6, pc}
 80087f4:	6802      	ldr	r2, [r0, #0]
 80087f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80087fa:	2300      	movs	r3, #0
 80087fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008800:	e7f7      	b.n	80087f2 <_Balloc+0x66>
 8008802:	bf00      	nop
 8008804:	08009a0e 	.word	0x08009a0e
 8008808:	08009a8e 	.word	0x08009a8e

0800880c <_Bfree>:
 800880c:	b570      	push	{r4, r5, r6, lr}
 800880e:	69c6      	ldr	r6, [r0, #28]
 8008810:	4605      	mov	r5, r0
 8008812:	460c      	mov	r4, r1
 8008814:	b976      	cbnz	r6, 8008834 <_Bfree+0x28>
 8008816:	2010      	movs	r0, #16
 8008818:	f7ff ff02 	bl	8008620 <malloc>
 800881c:	4602      	mov	r2, r0
 800881e:	61e8      	str	r0, [r5, #28]
 8008820:	b920      	cbnz	r0, 800882c <_Bfree+0x20>
 8008822:	218f      	movs	r1, #143	@ 0x8f
 8008824:	4b08      	ldr	r3, [pc, #32]	@ (8008848 <_Bfree+0x3c>)
 8008826:	4809      	ldr	r0, [pc, #36]	@ (800884c <_Bfree+0x40>)
 8008828:	f000 fd68 	bl	80092fc <__assert_func>
 800882c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008830:	6006      	str	r6, [r0, #0]
 8008832:	60c6      	str	r6, [r0, #12]
 8008834:	b13c      	cbz	r4, 8008846 <_Bfree+0x3a>
 8008836:	69eb      	ldr	r3, [r5, #28]
 8008838:	6862      	ldr	r2, [r4, #4]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008840:	6021      	str	r1, [r4, #0]
 8008842:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008846:	bd70      	pop	{r4, r5, r6, pc}
 8008848:	08009a0e 	.word	0x08009a0e
 800884c:	08009a8e 	.word	0x08009a8e

08008850 <__multadd>:
 8008850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008854:	4607      	mov	r7, r0
 8008856:	460c      	mov	r4, r1
 8008858:	461e      	mov	r6, r3
 800885a:	2000      	movs	r0, #0
 800885c:	690d      	ldr	r5, [r1, #16]
 800885e:	f101 0c14 	add.w	ip, r1, #20
 8008862:	f8dc 3000 	ldr.w	r3, [ip]
 8008866:	3001      	adds	r0, #1
 8008868:	b299      	uxth	r1, r3
 800886a:	fb02 6101 	mla	r1, r2, r1, r6
 800886e:	0c1e      	lsrs	r6, r3, #16
 8008870:	0c0b      	lsrs	r3, r1, #16
 8008872:	fb02 3306 	mla	r3, r2, r6, r3
 8008876:	b289      	uxth	r1, r1
 8008878:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800887c:	4285      	cmp	r5, r0
 800887e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008882:	f84c 1b04 	str.w	r1, [ip], #4
 8008886:	dcec      	bgt.n	8008862 <__multadd+0x12>
 8008888:	b30e      	cbz	r6, 80088ce <__multadd+0x7e>
 800888a:	68a3      	ldr	r3, [r4, #8]
 800888c:	42ab      	cmp	r3, r5
 800888e:	dc19      	bgt.n	80088c4 <__multadd+0x74>
 8008890:	6861      	ldr	r1, [r4, #4]
 8008892:	4638      	mov	r0, r7
 8008894:	3101      	adds	r1, #1
 8008896:	f7ff ff79 	bl	800878c <_Balloc>
 800889a:	4680      	mov	r8, r0
 800889c:	b928      	cbnz	r0, 80088aa <__multadd+0x5a>
 800889e:	4602      	mov	r2, r0
 80088a0:	21ba      	movs	r1, #186	@ 0xba
 80088a2:	4b0c      	ldr	r3, [pc, #48]	@ (80088d4 <__multadd+0x84>)
 80088a4:	480c      	ldr	r0, [pc, #48]	@ (80088d8 <__multadd+0x88>)
 80088a6:	f000 fd29 	bl	80092fc <__assert_func>
 80088aa:	6922      	ldr	r2, [r4, #16]
 80088ac:	f104 010c 	add.w	r1, r4, #12
 80088b0:	3202      	adds	r2, #2
 80088b2:	0092      	lsls	r2, r2, #2
 80088b4:	300c      	adds	r0, #12
 80088b6:	f000 fd13 	bl	80092e0 <memcpy>
 80088ba:	4621      	mov	r1, r4
 80088bc:	4638      	mov	r0, r7
 80088be:	f7ff ffa5 	bl	800880c <_Bfree>
 80088c2:	4644      	mov	r4, r8
 80088c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80088c8:	3501      	adds	r5, #1
 80088ca:	615e      	str	r6, [r3, #20]
 80088cc:	6125      	str	r5, [r4, #16]
 80088ce:	4620      	mov	r0, r4
 80088d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088d4:	08009a7d 	.word	0x08009a7d
 80088d8:	08009a8e 	.word	0x08009a8e

080088dc <__hi0bits>:
 80088dc:	4603      	mov	r3, r0
 80088de:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80088e2:	bf3a      	itte	cc
 80088e4:	0403      	lslcc	r3, r0, #16
 80088e6:	2010      	movcc	r0, #16
 80088e8:	2000      	movcs	r0, #0
 80088ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80088ee:	bf3c      	itt	cc
 80088f0:	021b      	lslcc	r3, r3, #8
 80088f2:	3008      	addcc	r0, #8
 80088f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80088f8:	bf3c      	itt	cc
 80088fa:	011b      	lslcc	r3, r3, #4
 80088fc:	3004      	addcc	r0, #4
 80088fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008902:	bf3c      	itt	cc
 8008904:	009b      	lslcc	r3, r3, #2
 8008906:	3002      	addcc	r0, #2
 8008908:	2b00      	cmp	r3, #0
 800890a:	db05      	blt.n	8008918 <__hi0bits+0x3c>
 800890c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008910:	f100 0001 	add.w	r0, r0, #1
 8008914:	bf08      	it	eq
 8008916:	2020      	moveq	r0, #32
 8008918:	4770      	bx	lr

0800891a <__lo0bits>:
 800891a:	6803      	ldr	r3, [r0, #0]
 800891c:	4602      	mov	r2, r0
 800891e:	f013 0007 	ands.w	r0, r3, #7
 8008922:	d00b      	beq.n	800893c <__lo0bits+0x22>
 8008924:	07d9      	lsls	r1, r3, #31
 8008926:	d421      	bmi.n	800896c <__lo0bits+0x52>
 8008928:	0798      	lsls	r0, r3, #30
 800892a:	bf49      	itett	mi
 800892c:	085b      	lsrmi	r3, r3, #1
 800892e:	089b      	lsrpl	r3, r3, #2
 8008930:	2001      	movmi	r0, #1
 8008932:	6013      	strmi	r3, [r2, #0]
 8008934:	bf5c      	itt	pl
 8008936:	2002      	movpl	r0, #2
 8008938:	6013      	strpl	r3, [r2, #0]
 800893a:	4770      	bx	lr
 800893c:	b299      	uxth	r1, r3
 800893e:	b909      	cbnz	r1, 8008944 <__lo0bits+0x2a>
 8008940:	2010      	movs	r0, #16
 8008942:	0c1b      	lsrs	r3, r3, #16
 8008944:	b2d9      	uxtb	r1, r3
 8008946:	b909      	cbnz	r1, 800894c <__lo0bits+0x32>
 8008948:	3008      	adds	r0, #8
 800894a:	0a1b      	lsrs	r3, r3, #8
 800894c:	0719      	lsls	r1, r3, #28
 800894e:	bf04      	itt	eq
 8008950:	091b      	lsreq	r3, r3, #4
 8008952:	3004      	addeq	r0, #4
 8008954:	0799      	lsls	r1, r3, #30
 8008956:	bf04      	itt	eq
 8008958:	089b      	lsreq	r3, r3, #2
 800895a:	3002      	addeq	r0, #2
 800895c:	07d9      	lsls	r1, r3, #31
 800895e:	d403      	bmi.n	8008968 <__lo0bits+0x4e>
 8008960:	085b      	lsrs	r3, r3, #1
 8008962:	f100 0001 	add.w	r0, r0, #1
 8008966:	d003      	beq.n	8008970 <__lo0bits+0x56>
 8008968:	6013      	str	r3, [r2, #0]
 800896a:	4770      	bx	lr
 800896c:	2000      	movs	r0, #0
 800896e:	4770      	bx	lr
 8008970:	2020      	movs	r0, #32
 8008972:	4770      	bx	lr

08008974 <__i2b>:
 8008974:	b510      	push	{r4, lr}
 8008976:	460c      	mov	r4, r1
 8008978:	2101      	movs	r1, #1
 800897a:	f7ff ff07 	bl	800878c <_Balloc>
 800897e:	4602      	mov	r2, r0
 8008980:	b928      	cbnz	r0, 800898e <__i2b+0x1a>
 8008982:	f240 1145 	movw	r1, #325	@ 0x145
 8008986:	4b04      	ldr	r3, [pc, #16]	@ (8008998 <__i2b+0x24>)
 8008988:	4804      	ldr	r0, [pc, #16]	@ (800899c <__i2b+0x28>)
 800898a:	f000 fcb7 	bl	80092fc <__assert_func>
 800898e:	2301      	movs	r3, #1
 8008990:	6144      	str	r4, [r0, #20]
 8008992:	6103      	str	r3, [r0, #16]
 8008994:	bd10      	pop	{r4, pc}
 8008996:	bf00      	nop
 8008998:	08009a7d 	.word	0x08009a7d
 800899c:	08009a8e 	.word	0x08009a8e

080089a0 <__multiply>:
 80089a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a4:	4614      	mov	r4, r2
 80089a6:	690a      	ldr	r2, [r1, #16]
 80089a8:	6923      	ldr	r3, [r4, #16]
 80089aa:	460f      	mov	r7, r1
 80089ac:	429a      	cmp	r2, r3
 80089ae:	bfa2      	ittt	ge
 80089b0:	4623      	movge	r3, r4
 80089b2:	460c      	movge	r4, r1
 80089b4:	461f      	movge	r7, r3
 80089b6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80089ba:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80089be:	68a3      	ldr	r3, [r4, #8]
 80089c0:	6861      	ldr	r1, [r4, #4]
 80089c2:	eb0a 0609 	add.w	r6, sl, r9
 80089c6:	42b3      	cmp	r3, r6
 80089c8:	b085      	sub	sp, #20
 80089ca:	bfb8      	it	lt
 80089cc:	3101      	addlt	r1, #1
 80089ce:	f7ff fedd 	bl	800878c <_Balloc>
 80089d2:	b930      	cbnz	r0, 80089e2 <__multiply+0x42>
 80089d4:	4602      	mov	r2, r0
 80089d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80089da:	4b43      	ldr	r3, [pc, #268]	@ (8008ae8 <__multiply+0x148>)
 80089dc:	4843      	ldr	r0, [pc, #268]	@ (8008aec <__multiply+0x14c>)
 80089de:	f000 fc8d 	bl	80092fc <__assert_func>
 80089e2:	f100 0514 	add.w	r5, r0, #20
 80089e6:	462b      	mov	r3, r5
 80089e8:	2200      	movs	r2, #0
 80089ea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80089ee:	4543      	cmp	r3, r8
 80089f0:	d321      	bcc.n	8008a36 <__multiply+0x96>
 80089f2:	f107 0114 	add.w	r1, r7, #20
 80089f6:	f104 0214 	add.w	r2, r4, #20
 80089fa:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80089fe:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008a02:	9302      	str	r3, [sp, #8]
 8008a04:	1b13      	subs	r3, r2, r4
 8008a06:	3b15      	subs	r3, #21
 8008a08:	f023 0303 	bic.w	r3, r3, #3
 8008a0c:	3304      	adds	r3, #4
 8008a0e:	f104 0715 	add.w	r7, r4, #21
 8008a12:	42ba      	cmp	r2, r7
 8008a14:	bf38      	it	cc
 8008a16:	2304      	movcc	r3, #4
 8008a18:	9301      	str	r3, [sp, #4]
 8008a1a:	9b02      	ldr	r3, [sp, #8]
 8008a1c:	9103      	str	r1, [sp, #12]
 8008a1e:	428b      	cmp	r3, r1
 8008a20:	d80c      	bhi.n	8008a3c <__multiply+0x9c>
 8008a22:	2e00      	cmp	r6, #0
 8008a24:	dd03      	ble.n	8008a2e <__multiply+0x8e>
 8008a26:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d05a      	beq.n	8008ae4 <__multiply+0x144>
 8008a2e:	6106      	str	r6, [r0, #16]
 8008a30:	b005      	add	sp, #20
 8008a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a36:	f843 2b04 	str.w	r2, [r3], #4
 8008a3a:	e7d8      	b.n	80089ee <__multiply+0x4e>
 8008a3c:	f8b1 a000 	ldrh.w	sl, [r1]
 8008a40:	f1ba 0f00 	cmp.w	sl, #0
 8008a44:	d023      	beq.n	8008a8e <__multiply+0xee>
 8008a46:	46a9      	mov	r9, r5
 8008a48:	f04f 0c00 	mov.w	ip, #0
 8008a4c:	f104 0e14 	add.w	lr, r4, #20
 8008a50:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a54:	f8d9 3000 	ldr.w	r3, [r9]
 8008a58:	fa1f fb87 	uxth.w	fp, r7
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008a62:	4463      	add	r3, ip
 8008a64:	f8d9 c000 	ldr.w	ip, [r9]
 8008a68:	0c3f      	lsrs	r7, r7, #16
 8008a6a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008a6e:	fb0a c707 	mla	r7, sl, r7, ip
 8008a72:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008a7c:	4572      	cmp	r2, lr
 8008a7e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008a82:	f849 3b04 	str.w	r3, [r9], #4
 8008a86:	d8e3      	bhi.n	8008a50 <__multiply+0xb0>
 8008a88:	9b01      	ldr	r3, [sp, #4]
 8008a8a:	f845 c003 	str.w	ip, [r5, r3]
 8008a8e:	9b03      	ldr	r3, [sp, #12]
 8008a90:	3104      	adds	r1, #4
 8008a92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008a96:	f1b9 0f00 	cmp.w	r9, #0
 8008a9a:	d021      	beq.n	8008ae0 <__multiply+0x140>
 8008a9c:	46ae      	mov	lr, r5
 8008a9e:	f04f 0a00 	mov.w	sl, #0
 8008aa2:	682b      	ldr	r3, [r5, #0]
 8008aa4:	f104 0c14 	add.w	ip, r4, #20
 8008aa8:	f8bc b000 	ldrh.w	fp, [ip]
 8008aac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	fb09 770b 	mla	r7, r9, fp, r7
 8008ab6:	4457      	add	r7, sl
 8008ab8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008abc:	f84e 3b04 	str.w	r3, [lr], #4
 8008ac0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008ac4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ac8:	f8be 3000 	ldrh.w	r3, [lr]
 8008acc:	4562      	cmp	r2, ip
 8008ace:	fb09 330a 	mla	r3, r9, sl, r3
 8008ad2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008ad6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ada:	d8e5      	bhi.n	8008aa8 <__multiply+0x108>
 8008adc:	9f01      	ldr	r7, [sp, #4]
 8008ade:	51eb      	str	r3, [r5, r7]
 8008ae0:	3504      	adds	r5, #4
 8008ae2:	e79a      	b.n	8008a1a <__multiply+0x7a>
 8008ae4:	3e01      	subs	r6, #1
 8008ae6:	e79c      	b.n	8008a22 <__multiply+0x82>
 8008ae8:	08009a7d 	.word	0x08009a7d
 8008aec:	08009a8e 	.word	0x08009a8e

08008af0 <__pow5mult>:
 8008af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008af4:	4615      	mov	r5, r2
 8008af6:	f012 0203 	ands.w	r2, r2, #3
 8008afa:	4607      	mov	r7, r0
 8008afc:	460e      	mov	r6, r1
 8008afe:	d007      	beq.n	8008b10 <__pow5mult+0x20>
 8008b00:	4c25      	ldr	r4, [pc, #148]	@ (8008b98 <__pow5mult+0xa8>)
 8008b02:	3a01      	subs	r2, #1
 8008b04:	2300      	movs	r3, #0
 8008b06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b0a:	f7ff fea1 	bl	8008850 <__multadd>
 8008b0e:	4606      	mov	r6, r0
 8008b10:	10ad      	asrs	r5, r5, #2
 8008b12:	d03d      	beq.n	8008b90 <__pow5mult+0xa0>
 8008b14:	69fc      	ldr	r4, [r7, #28]
 8008b16:	b97c      	cbnz	r4, 8008b38 <__pow5mult+0x48>
 8008b18:	2010      	movs	r0, #16
 8008b1a:	f7ff fd81 	bl	8008620 <malloc>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	61f8      	str	r0, [r7, #28]
 8008b22:	b928      	cbnz	r0, 8008b30 <__pow5mult+0x40>
 8008b24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008b28:	4b1c      	ldr	r3, [pc, #112]	@ (8008b9c <__pow5mult+0xac>)
 8008b2a:	481d      	ldr	r0, [pc, #116]	@ (8008ba0 <__pow5mult+0xb0>)
 8008b2c:	f000 fbe6 	bl	80092fc <__assert_func>
 8008b30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b34:	6004      	str	r4, [r0, #0]
 8008b36:	60c4      	str	r4, [r0, #12]
 8008b38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008b3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b40:	b94c      	cbnz	r4, 8008b56 <__pow5mult+0x66>
 8008b42:	f240 2171 	movw	r1, #625	@ 0x271
 8008b46:	4638      	mov	r0, r7
 8008b48:	f7ff ff14 	bl	8008974 <__i2b>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	4604      	mov	r4, r0
 8008b50:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b54:	6003      	str	r3, [r0, #0]
 8008b56:	f04f 0900 	mov.w	r9, #0
 8008b5a:	07eb      	lsls	r3, r5, #31
 8008b5c:	d50a      	bpl.n	8008b74 <__pow5mult+0x84>
 8008b5e:	4631      	mov	r1, r6
 8008b60:	4622      	mov	r2, r4
 8008b62:	4638      	mov	r0, r7
 8008b64:	f7ff ff1c 	bl	80089a0 <__multiply>
 8008b68:	4680      	mov	r8, r0
 8008b6a:	4631      	mov	r1, r6
 8008b6c:	4638      	mov	r0, r7
 8008b6e:	f7ff fe4d 	bl	800880c <_Bfree>
 8008b72:	4646      	mov	r6, r8
 8008b74:	106d      	asrs	r5, r5, #1
 8008b76:	d00b      	beq.n	8008b90 <__pow5mult+0xa0>
 8008b78:	6820      	ldr	r0, [r4, #0]
 8008b7a:	b938      	cbnz	r0, 8008b8c <__pow5mult+0x9c>
 8008b7c:	4622      	mov	r2, r4
 8008b7e:	4621      	mov	r1, r4
 8008b80:	4638      	mov	r0, r7
 8008b82:	f7ff ff0d 	bl	80089a0 <__multiply>
 8008b86:	6020      	str	r0, [r4, #0]
 8008b88:	f8c0 9000 	str.w	r9, [r0]
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	e7e4      	b.n	8008b5a <__pow5mult+0x6a>
 8008b90:	4630      	mov	r0, r6
 8008b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b96:	bf00      	nop
 8008b98:	08009ae8 	.word	0x08009ae8
 8008b9c:	08009a0e 	.word	0x08009a0e
 8008ba0:	08009a8e 	.word	0x08009a8e

08008ba4 <__lshift>:
 8008ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ba8:	460c      	mov	r4, r1
 8008baa:	4607      	mov	r7, r0
 8008bac:	4691      	mov	r9, r2
 8008bae:	6923      	ldr	r3, [r4, #16]
 8008bb0:	6849      	ldr	r1, [r1, #4]
 8008bb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008bb6:	68a3      	ldr	r3, [r4, #8]
 8008bb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008bbc:	f108 0601 	add.w	r6, r8, #1
 8008bc0:	42b3      	cmp	r3, r6
 8008bc2:	db0b      	blt.n	8008bdc <__lshift+0x38>
 8008bc4:	4638      	mov	r0, r7
 8008bc6:	f7ff fde1 	bl	800878c <_Balloc>
 8008bca:	4605      	mov	r5, r0
 8008bcc:	b948      	cbnz	r0, 8008be2 <__lshift+0x3e>
 8008bce:	4602      	mov	r2, r0
 8008bd0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008bd4:	4b27      	ldr	r3, [pc, #156]	@ (8008c74 <__lshift+0xd0>)
 8008bd6:	4828      	ldr	r0, [pc, #160]	@ (8008c78 <__lshift+0xd4>)
 8008bd8:	f000 fb90 	bl	80092fc <__assert_func>
 8008bdc:	3101      	adds	r1, #1
 8008bde:	005b      	lsls	r3, r3, #1
 8008be0:	e7ee      	b.n	8008bc0 <__lshift+0x1c>
 8008be2:	2300      	movs	r3, #0
 8008be4:	f100 0114 	add.w	r1, r0, #20
 8008be8:	f100 0210 	add.w	r2, r0, #16
 8008bec:	4618      	mov	r0, r3
 8008bee:	4553      	cmp	r3, sl
 8008bf0:	db33      	blt.n	8008c5a <__lshift+0xb6>
 8008bf2:	6920      	ldr	r0, [r4, #16]
 8008bf4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008bf8:	f104 0314 	add.w	r3, r4, #20
 8008bfc:	f019 091f 	ands.w	r9, r9, #31
 8008c00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c08:	d02b      	beq.n	8008c62 <__lshift+0xbe>
 8008c0a:	468a      	mov	sl, r1
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f1c9 0e20 	rsb	lr, r9, #32
 8008c12:	6818      	ldr	r0, [r3, #0]
 8008c14:	fa00 f009 	lsl.w	r0, r0, r9
 8008c18:	4310      	orrs	r0, r2
 8008c1a:	f84a 0b04 	str.w	r0, [sl], #4
 8008c1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c22:	459c      	cmp	ip, r3
 8008c24:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c28:	d8f3      	bhi.n	8008c12 <__lshift+0x6e>
 8008c2a:	ebac 0304 	sub.w	r3, ip, r4
 8008c2e:	3b15      	subs	r3, #21
 8008c30:	f023 0303 	bic.w	r3, r3, #3
 8008c34:	3304      	adds	r3, #4
 8008c36:	f104 0015 	add.w	r0, r4, #21
 8008c3a:	4584      	cmp	ip, r0
 8008c3c:	bf38      	it	cc
 8008c3e:	2304      	movcc	r3, #4
 8008c40:	50ca      	str	r2, [r1, r3]
 8008c42:	b10a      	cbz	r2, 8008c48 <__lshift+0xa4>
 8008c44:	f108 0602 	add.w	r6, r8, #2
 8008c48:	3e01      	subs	r6, #1
 8008c4a:	4638      	mov	r0, r7
 8008c4c:	4621      	mov	r1, r4
 8008c4e:	612e      	str	r6, [r5, #16]
 8008c50:	f7ff fddc 	bl	800880c <_Bfree>
 8008c54:	4628      	mov	r0, r5
 8008c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c5e:	3301      	adds	r3, #1
 8008c60:	e7c5      	b.n	8008bee <__lshift+0x4a>
 8008c62:	3904      	subs	r1, #4
 8008c64:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c68:	459c      	cmp	ip, r3
 8008c6a:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c6e:	d8f9      	bhi.n	8008c64 <__lshift+0xc0>
 8008c70:	e7ea      	b.n	8008c48 <__lshift+0xa4>
 8008c72:	bf00      	nop
 8008c74:	08009a7d 	.word	0x08009a7d
 8008c78:	08009a8e 	.word	0x08009a8e

08008c7c <__mcmp>:
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	690a      	ldr	r2, [r1, #16]
 8008c80:	6900      	ldr	r0, [r0, #16]
 8008c82:	b530      	push	{r4, r5, lr}
 8008c84:	1a80      	subs	r0, r0, r2
 8008c86:	d10e      	bne.n	8008ca6 <__mcmp+0x2a>
 8008c88:	3314      	adds	r3, #20
 8008c8a:	3114      	adds	r1, #20
 8008c8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008c90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008c94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008c9c:	4295      	cmp	r5, r2
 8008c9e:	d003      	beq.n	8008ca8 <__mcmp+0x2c>
 8008ca0:	d205      	bcs.n	8008cae <__mcmp+0x32>
 8008ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca6:	bd30      	pop	{r4, r5, pc}
 8008ca8:	42a3      	cmp	r3, r4
 8008caa:	d3f3      	bcc.n	8008c94 <__mcmp+0x18>
 8008cac:	e7fb      	b.n	8008ca6 <__mcmp+0x2a>
 8008cae:	2001      	movs	r0, #1
 8008cb0:	e7f9      	b.n	8008ca6 <__mcmp+0x2a>
	...

08008cb4 <__mdiff>:
 8008cb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb8:	4689      	mov	r9, r1
 8008cba:	4606      	mov	r6, r0
 8008cbc:	4611      	mov	r1, r2
 8008cbe:	4648      	mov	r0, r9
 8008cc0:	4614      	mov	r4, r2
 8008cc2:	f7ff ffdb 	bl	8008c7c <__mcmp>
 8008cc6:	1e05      	subs	r5, r0, #0
 8008cc8:	d112      	bne.n	8008cf0 <__mdiff+0x3c>
 8008cca:	4629      	mov	r1, r5
 8008ccc:	4630      	mov	r0, r6
 8008cce:	f7ff fd5d 	bl	800878c <_Balloc>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	b928      	cbnz	r0, 8008ce2 <__mdiff+0x2e>
 8008cd6:	f240 2137 	movw	r1, #567	@ 0x237
 8008cda:	4b3e      	ldr	r3, [pc, #248]	@ (8008dd4 <__mdiff+0x120>)
 8008cdc:	483e      	ldr	r0, [pc, #248]	@ (8008dd8 <__mdiff+0x124>)
 8008cde:	f000 fb0d 	bl	80092fc <__assert_func>
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008ce8:	4610      	mov	r0, r2
 8008cea:	b003      	add	sp, #12
 8008cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf0:	bfbc      	itt	lt
 8008cf2:	464b      	movlt	r3, r9
 8008cf4:	46a1      	movlt	r9, r4
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008cfc:	bfba      	itte	lt
 8008cfe:	461c      	movlt	r4, r3
 8008d00:	2501      	movlt	r5, #1
 8008d02:	2500      	movge	r5, #0
 8008d04:	f7ff fd42 	bl	800878c <_Balloc>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	b918      	cbnz	r0, 8008d14 <__mdiff+0x60>
 8008d0c:	f240 2145 	movw	r1, #581	@ 0x245
 8008d10:	4b30      	ldr	r3, [pc, #192]	@ (8008dd4 <__mdiff+0x120>)
 8008d12:	e7e3      	b.n	8008cdc <__mdiff+0x28>
 8008d14:	f100 0b14 	add.w	fp, r0, #20
 8008d18:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008d1c:	f109 0310 	add.w	r3, r9, #16
 8008d20:	60c5      	str	r5, [r0, #12]
 8008d22:	f04f 0c00 	mov.w	ip, #0
 8008d26:	f109 0514 	add.w	r5, r9, #20
 8008d2a:	46d9      	mov	r9, fp
 8008d2c:	6926      	ldr	r6, [r4, #16]
 8008d2e:	f104 0e14 	add.w	lr, r4, #20
 8008d32:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008d36:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008d3a:	9301      	str	r3, [sp, #4]
 8008d3c:	9b01      	ldr	r3, [sp, #4]
 8008d3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008d42:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008d46:	b281      	uxth	r1, r0
 8008d48:	9301      	str	r3, [sp, #4]
 8008d4a:	fa1f f38a 	uxth.w	r3, sl
 8008d4e:	1a5b      	subs	r3, r3, r1
 8008d50:	0c00      	lsrs	r0, r0, #16
 8008d52:	4463      	add	r3, ip
 8008d54:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008d58:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008d62:	4576      	cmp	r6, lr
 8008d64:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008d68:	f849 3b04 	str.w	r3, [r9], #4
 8008d6c:	d8e6      	bhi.n	8008d3c <__mdiff+0x88>
 8008d6e:	1b33      	subs	r3, r6, r4
 8008d70:	3b15      	subs	r3, #21
 8008d72:	f023 0303 	bic.w	r3, r3, #3
 8008d76:	3415      	adds	r4, #21
 8008d78:	3304      	adds	r3, #4
 8008d7a:	42a6      	cmp	r6, r4
 8008d7c:	bf38      	it	cc
 8008d7e:	2304      	movcc	r3, #4
 8008d80:	441d      	add	r5, r3
 8008d82:	445b      	add	r3, fp
 8008d84:	461e      	mov	r6, r3
 8008d86:	462c      	mov	r4, r5
 8008d88:	4544      	cmp	r4, r8
 8008d8a:	d30e      	bcc.n	8008daa <__mdiff+0xf6>
 8008d8c:	f108 0103 	add.w	r1, r8, #3
 8008d90:	1b49      	subs	r1, r1, r5
 8008d92:	f021 0103 	bic.w	r1, r1, #3
 8008d96:	3d03      	subs	r5, #3
 8008d98:	45a8      	cmp	r8, r5
 8008d9a:	bf38      	it	cc
 8008d9c:	2100      	movcc	r1, #0
 8008d9e:	440b      	add	r3, r1
 8008da0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008da4:	b199      	cbz	r1, 8008dce <__mdiff+0x11a>
 8008da6:	6117      	str	r7, [r2, #16]
 8008da8:	e79e      	b.n	8008ce8 <__mdiff+0x34>
 8008daa:	46e6      	mov	lr, ip
 8008dac:	f854 1b04 	ldr.w	r1, [r4], #4
 8008db0:	fa1f fc81 	uxth.w	ip, r1
 8008db4:	44f4      	add	ip, lr
 8008db6:	0c08      	lsrs	r0, r1, #16
 8008db8:	4471      	add	r1, lr
 8008dba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008dbe:	b289      	uxth	r1, r1
 8008dc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008dc4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008dc8:	f846 1b04 	str.w	r1, [r6], #4
 8008dcc:	e7dc      	b.n	8008d88 <__mdiff+0xd4>
 8008dce:	3f01      	subs	r7, #1
 8008dd0:	e7e6      	b.n	8008da0 <__mdiff+0xec>
 8008dd2:	bf00      	nop
 8008dd4:	08009a7d 	.word	0x08009a7d
 8008dd8:	08009a8e 	.word	0x08009a8e

08008ddc <__d2b>:
 8008ddc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008de0:	2101      	movs	r1, #1
 8008de2:	4690      	mov	r8, r2
 8008de4:	4699      	mov	r9, r3
 8008de6:	9e08      	ldr	r6, [sp, #32]
 8008de8:	f7ff fcd0 	bl	800878c <_Balloc>
 8008dec:	4604      	mov	r4, r0
 8008dee:	b930      	cbnz	r0, 8008dfe <__d2b+0x22>
 8008df0:	4602      	mov	r2, r0
 8008df2:	f240 310f 	movw	r1, #783	@ 0x30f
 8008df6:	4b23      	ldr	r3, [pc, #140]	@ (8008e84 <__d2b+0xa8>)
 8008df8:	4823      	ldr	r0, [pc, #140]	@ (8008e88 <__d2b+0xac>)
 8008dfa:	f000 fa7f 	bl	80092fc <__assert_func>
 8008dfe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e02:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e06:	b10d      	cbz	r5, 8008e0c <__d2b+0x30>
 8008e08:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e0c:	9301      	str	r3, [sp, #4]
 8008e0e:	f1b8 0300 	subs.w	r3, r8, #0
 8008e12:	d024      	beq.n	8008e5e <__d2b+0x82>
 8008e14:	4668      	mov	r0, sp
 8008e16:	9300      	str	r3, [sp, #0]
 8008e18:	f7ff fd7f 	bl	800891a <__lo0bits>
 8008e1c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008e20:	b1d8      	cbz	r0, 8008e5a <__d2b+0x7e>
 8008e22:	f1c0 0320 	rsb	r3, r0, #32
 8008e26:	fa02 f303 	lsl.w	r3, r2, r3
 8008e2a:	430b      	orrs	r3, r1
 8008e2c:	40c2      	lsrs	r2, r0
 8008e2e:	6163      	str	r3, [r4, #20]
 8008e30:	9201      	str	r2, [sp, #4]
 8008e32:	9b01      	ldr	r3, [sp, #4]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	bf0c      	ite	eq
 8008e38:	2201      	moveq	r2, #1
 8008e3a:	2202      	movne	r2, #2
 8008e3c:	61a3      	str	r3, [r4, #24]
 8008e3e:	6122      	str	r2, [r4, #16]
 8008e40:	b1ad      	cbz	r5, 8008e6e <__d2b+0x92>
 8008e42:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008e46:	4405      	add	r5, r0
 8008e48:	6035      	str	r5, [r6, #0]
 8008e4a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e50:	6018      	str	r0, [r3, #0]
 8008e52:	4620      	mov	r0, r4
 8008e54:	b002      	add	sp, #8
 8008e56:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008e5a:	6161      	str	r1, [r4, #20]
 8008e5c:	e7e9      	b.n	8008e32 <__d2b+0x56>
 8008e5e:	a801      	add	r0, sp, #4
 8008e60:	f7ff fd5b 	bl	800891a <__lo0bits>
 8008e64:	9b01      	ldr	r3, [sp, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	6163      	str	r3, [r4, #20]
 8008e6a:	3020      	adds	r0, #32
 8008e6c:	e7e7      	b.n	8008e3e <__d2b+0x62>
 8008e6e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008e72:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008e76:	6030      	str	r0, [r6, #0]
 8008e78:	6918      	ldr	r0, [r3, #16]
 8008e7a:	f7ff fd2f 	bl	80088dc <__hi0bits>
 8008e7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008e82:	e7e4      	b.n	8008e4e <__d2b+0x72>
 8008e84:	08009a7d 	.word	0x08009a7d
 8008e88:	08009a8e 	.word	0x08009a8e

08008e8c <__ssputs_r>:
 8008e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e90:	461f      	mov	r7, r3
 8008e92:	688e      	ldr	r6, [r1, #8]
 8008e94:	4682      	mov	sl, r0
 8008e96:	42be      	cmp	r6, r7
 8008e98:	460c      	mov	r4, r1
 8008e9a:	4690      	mov	r8, r2
 8008e9c:	680b      	ldr	r3, [r1, #0]
 8008e9e:	d82d      	bhi.n	8008efc <__ssputs_r+0x70>
 8008ea0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ea4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ea8:	d026      	beq.n	8008ef8 <__ssputs_r+0x6c>
 8008eaa:	6965      	ldr	r5, [r4, #20]
 8008eac:	6909      	ldr	r1, [r1, #16]
 8008eae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008eb2:	eba3 0901 	sub.w	r9, r3, r1
 8008eb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008eba:	1c7b      	adds	r3, r7, #1
 8008ebc:	444b      	add	r3, r9
 8008ebe:	106d      	asrs	r5, r5, #1
 8008ec0:	429d      	cmp	r5, r3
 8008ec2:	bf38      	it	cc
 8008ec4:	461d      	movcc	r5, r3
 8008ec6:	0553      	lsls	r3, r2, #21
 8008ec8:	d527      	bpl.n	8008f1a <__ssputs_r+0x8e>
 8008eca:	4629      	mov	r1, r5
 8008ecc:	f7ff fbd2 	bl	8008674 <_malloc_r>
 8008ed0:	4606      	mov	r6, r0
 8008ed2:	b360      	cbz	r0, 8008f2e <__ssputs_r+0xa2>
 8008ed4:	464a      	mov	r2, r9
 8008ed6:	6921      	ldr	r1, [r4, #16]
 8008ed8:	f000 fa02 	bl	80092e0 <memcpy>
 8008edc:	89a3      	ldrh	r3, [r4, #12]
 8008ede:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ee6:	81a3      	strh	r3, [r4, #12]
 8008ee8:	6126      	str	r6, [r4, #16]
 8008eea:	444e      	add	r6, r9
 8008eec:	6026      	str	r6, [r4, #0]
 8008eee:	463e      	mov	r6, r7
 8008ef0:	6165      	str	r5, [r4, #20]
 8008ef2:	eba5 0509 	sub.w	r5, r5, r9
 8008ef6:	60a5      	str	r5, [r4, #8]
 8008ef8:	42be      	cmp	r6, r7
 8008efa:	d900      	bls.n	8008efe <__ssputs_r+0x72>
 8008efc:	463e      	mov	r6, r7
 8008efe:	4632      	mov	r2, r6
 8008f00:	4641      	mov	r1, r8
 8008f02:	6820      	ldr	r0, [r4, #0]
 8008f04:	f000 f9c2 	bl	800928c <memmove>
 8008f08:	2000      	movs	r0, #0
 8008f0a:	68a3      	ldr	r3, [r4, #8]
 8008f0c:	1b9b      	subs	r3, r3, r6
 8008f0e:	60a3      	str	r3, [r4, #8]
 8008f10:	6823      	ldr	r3, [r4, #0]
 8008f12:	4433      	add	r3, r6
 8008f14:	6023      	str	r3, [r4, #0]
 8008f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f1a:	462a      	mov	r2, r5
 8008f1c:	f000 fa32 	bl	8009384 <_realloc_r>
 8008f20:	4606      	mov	r6, r0
 8008f22:	2800      	cmp	r0, #0
 8008f24:	d1e0      	bne.n	8008ee8 <__ssputs_r+0x5c>
 8008f26:	4650      	mov	r0, sl
 8008f28:	6921      	ldr	r1, [r4, #16]
 8008f2a:	f7ff fb31 	bl	8008590 <_free_r>
 8008f2e:	230c      	movs	r3, #12
 8008f30:	f8ca 3000 	str.w	r3, [sl]
 8008f34:	89a3      	ldrh	r3, [r4, #12]
 8008f36:	f04f 30ff 	mov.w	r0, #4294967295
 8008f3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f3e:	81a3      	strh	r3, [r4, #12]
 8008f40:	e7e9      	b.n	8008f16 <__ssputs_r+0x8a>
	...

08008f44 <_svfiprintf_r>:
 8008f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f48:	4698      	mov	r8, r3
 8008f4a:	898b      	ldrh	r3, [r1, #12]
 8008f4c:	4607      	mov	r7, r0
 8008f4e:	061b      	lsls	r3, r3, #24
 8008f50:	460d      	mov	r5, r1
 8008f52:	4614      	mov	r4, r2
 8008f54:	b09d      	sub	sp, #116	@ 0x74
 8008f56:	d510      	bpl.n	8008f7a <_svfiprintf_r+0x36>
 8008f58:	690b      	ldr	r3, [r1, #16]
 8008f5a:	b973      	cbnz	r3, 8008f7a <_svfiprintf_r+0x36>
 8008f5c:	2140      	movs	r1, #64	@ 0x40
 8008f5e:	f7ff fb89 	bl	8008674 <_malloc_r>
 8008f62:	6028      	str	r0, [r5, #0]
 8008f64:	6128      	str	r0, [r5, #16]
 8008f66:	b930      	cbnz	r0, 8008f76 <_svfiprintf_r+0x32>
 8008f68:	230c      	movs	r3, #12
 8008f6a:	603b      	str	r3, [r7, #0]
 8008f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f70:	b01d      	add	sp, #116	@ 0x74
 8008f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f76:	2340      	movs	r3, #64	@ 0x40
 8008f78:	616b      	str	r3, [r5, #20]
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f7e:	2320      	movs	r3, #32
 8008f80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f84:	2330      	movs	r3, #48	@ 0x30
 8008f86:	f04f 0901 	mov.w	r9, #1
 8008f8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f8e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009128 <_svfiprintf_r+0x1e4>
 8008f92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f96:	4623      	mov	r3, r4
 8008f98:	469a      	mov	sl, r3
 8008f9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f9e:	b10a      	cbz	r2, 8008fa4 <_svfiprintf_r+0x60>
 8008fa0:	2a25      	cmp	r2, #37	@ 0x25
 8008fa2:	d1f9      	bne.n	8008f98 <_svfiprintf_r+0x54>
 8008fa4:	ebba 0b04 	subs.w	fp, sl, r4
 8008fa8:	d00b      	beq.n	8008fc2 <_svfiprintf_r+0x7e>
 8008faa:	465b      	mov	r3, fp
 8008fac:	4622      	mov	r2, r4
 8008fae:	4629      	mov	r1, r5
 8008fb0:	4638      	mov	r0, r7
 8008fb2:	f7ff ff6b 	bl	8008e8c <__ssputs_r>
 8008fb6:	3001      	adds	r0, #1
 8008fb8:	f000 80a7 	beq.w	800910a <_svfiprintf_r+0x1c6>
 8008fbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fbe:	445a      	add	r2, fp
 8008fc0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	f000 809f 	beq.w	800910a <_svfiprintf_r+0x1c6>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	f04f 32ff 	mov.w	r2, #4294967295
 8008fd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fd6:	f10a 0a01 	add.w	sl, sl, #1
 8008fda:	9304      	str	r3, [sp, #16]
 8008fdc:	9307      	str	r3, [sp, #28]
 8008fde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008fe2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fe4:	4654      	mov	r4, sl
 8008fe6:	2205      	movs	r2, #5
 8008fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fec:	484e      	ldr	r0, [pc, #312]	@ (8009128 <_svfiprintf_r+0x1e4>)
 8008fee:	f7fe fc6e 	bl	80078ce <memchr>
 8008ff2:	9a04      	ldr	r2, [sp, #16]
 8008ff4:	b9d8      	cbnz	r0, 800902e <_svfiprintf_r+0xea>
 8008ff6:	06d0      	lsls	r0, r2, #27
 8008ff8:	bf44      	itt	mi
 8008ffa:	2320      	movmi	r3, #32
 8008ffc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009000:	0711      	lsls	r1, r2, #28
 8009002:	bf44      	itt	mi
 8009004:	232b      	movmi	r3, #43	@ 0x2b
 8009006:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800900a:	f89a 3000 	ldrb.w	r3, [sl]
 800900e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009010:	d015      	beq.n	800903e <_svfiprintf_r+0xfa>
 8009012:	4654      	mov	r4, sl
 8009014:	2000      	movs	r0, #0
 8009016:	f04f 0c0a 	mov.w	ip, #10
 800901a:	9a07      	ldr	r2, [sp, #28]
 800901c:	4621      	mov	r1, r4
 800901e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009022:	3b30      	subs	r3, #48	@ 0x30
 8009024:	2b09      	cmp	r3, #9
 8009026:	d94b      	bls.n	80090c0 <_svfiprintf_r+0x17c>
 8009028:	b1b0      	cbz	r0, 8009058 <_svfiprintf_r+0x114>
 800902a:	9207      	str	r2, [sp, #28]
 800902c:	e014      	b.n	8009058 <_svfiprintf_r+0x114>
 800902e:	eba0 0308 	sub.w	r3, r0, r8
 8009032:	fa09 f303 	lsl.w	r3, r9, r3
 8009036:	4313      	orrs	r3, r2
 8009038:	46a2      	mov	sl, r4
 800903a:	9304      	str	r3, [sp, #16]
 800903c:	e7d2      	b.n	8008fe4 <_svfiprintf_r+0xa0>
 800903e:	9b03      	ldr	r3, [sp, #12]
 8009040:	1d19      	adds	r1, r3, #4
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	9103      	str	r1, [sp, #12]
 8009046:	2b00      	cmp	r3, #0
 8009048:	bfbb      	ittet	lt
 800904a:	425b      	neglt	r3, r3
 800904c:	f042 0202 	orrlt.w	r2, r2, #2
 8009050:	9307      	strge	r3, [sp, #28]
 8009052:	9307      	strlt	r3, [sp, #28]
 8009054:	bfb8      	it	lt
 8009056:	9204      	strlt	r2, [sp, #16]
 8009058:	7823      	ldrb	r3, [r4, #0]
 800905a:	2b2e      	cmp	r3, #46	@ 0x2e
 800905c:	d10a      	bne.n	8009074 <_svfiprintf_r+0x130>
 800905e:	7863      	ldrb	r3, [r4, #1]
 8009060:	2b2a      	cmp	r3, #42	@ 0x2a
 8009062:	d132      	bne.n	80090ca <_svfiprintf_r+0x186>
 8009064:	9b03      	ldr	r3, [sp, #12]
 8009066:	3402      	adds	r4, #2
 8009068:	1d1a      	adds	r2, r3, #4
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	9203      	str	r2, [sp, #12]
 800906e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009072:	9305      	str	r3, [sp, #20]
 8009074:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800912c <_svfiprintf_r+0x1e8>
 8009078:	2203      	movs	r2, #3
 800907a:	4650      	mov	r0, sl
 800907c:	7821      	ldrb	r1, [r4, #0]
 800907e:	f7fe fc26 	bl	80078ce <memchr>
 8009082:	b138      	cbz	r0, 8009094 <_svfiprintf_r+0x150>
 8009084:	2240      	movs	r2, #64	@ 0x40
 8009086:	9b04      	ldr	r3, [sp, #16]
 8009088:	eba0 000a 	sub.w	r0, r0, sl
 800908c:	4082      	lsls	r2, r0
 800908e:	4313      	orrs	r3, r2
 8009090:	3401      	adds	r4, #1
 8009092:	9304      	str	r3, [sp, #16]
 8009094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009098:	2206      	movs	r2, #6
 800909a:	4825      	ldr	r0, [pc, #148]	@ (8009130 <_svfiprintf_r+0x1ec>)
 800909c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090a0:	f7fe fc15 	bl	80078ce <memchr>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	d036      	beq.n	8009116 <_svfiprintf_r+0x1d2>
 80090a8:	4b22      	ldr	r3, [pc, #136]	@ (8009134 <_svfiprintf_r+0x1f0>)
 80090aa:	bb1b      	cbnz	r3, 80090f4 <_svfiprintf_r+0x1b0>
 80090ac:	9b03      	ldr	r3, [sp, #12]
 80090ae:	3307      	adds	r3, #7
 80090b0:	f023 0307 	bic.w	r3, r3, #7
 80090b4:	3308      	adds	r3, #8
 80090b6:	9303      	str	r3, [sp, #12]
 80090b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ba:	4433      	add	r3, r6
 80090bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80090be:	e76a      	b.n	8008f96 <_svfiprintf_r+0x52>
 80090c0:	460c      	mov	r4, r1
 80090c2:	2001      	movs	r0, #1
 80090c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80090c8:	e7a8      	b.n	800901c <_svfiprintf_r+0xd8>
 80090ca:	2300      	movs	r3, #0
 80090cc:	f04f 0c0a 	mov.w	ip, #10
 80090d0:	4619      	mov	r1, r3
 80090d2:	3401      	adds	r4, #1
 80090d4:	9305      	str	r3, [sp, #20]
 80090d6:	4620      	mov	r0, r4
 80090d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090dc:	3a30      	subs	r2, #48	@ 0x30
 80090de:	2a09      	cmp	r2, #9
 80090e0:	d903      	bls.n	80090ea <_svfiprintf_r+0x1a6>
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d0c6      	beq.n	8009074 <_svfiprintf_r+0x130>
 80090e6:	9105      	str	r1, [sp, #20]
 80090e8:	e7c4      	b.n	8009074 <_svfiprintf_r+0x130>
 80090ea:	4604      	mov	r4, r0
 80090ec:	2301      	movs	r3, #1
 80090ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80090f2:	e7f0      	b.n	80090d6 <_svfiprintf_r+0x192>
 80090f4:	ab03      	add	r3, sp, #12
 80090f6:	9300      	str	r3, [sp, #0]
 80090f8:	462a      	mov	r2, r5
 80090fa:	4638      	mov	r0, r7
 80090fc:	4b0e      	ldr	r3, [pc, #56]	@ (8009138 <_svfiprintf_r+0x1f4>)
 80090fe:	a904      	add	r1, sp, #16
 8009100:	f7fd fe82 	bl	8006e08 <_printf_float>
 8009104:	1c42      	adds	r2, r0, #1
 8009106:	4606      	mov	r6, r0
 8009108:	d1d6      	bne.n	80090b8 <_svfiprintf_r+0x174>
 800910a:	89ab      	ldrh	r3, [r5, #12]
 800910c:	065b      	lsls	r3, r3, #25
 800910e:	f53f af2d 	bmi.w	8008f6c <_svfiprintf_r+0x28>
 8009112:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009114:	e72c      	b.n	8008f70 <_svfiprintf_r+0x2c>
 8009116:	ab03      	add	r3, sp, #12
 8009118:	9300      	str	r3, [sp, #0]
 800911a:	462a      	mov	r2, r5
 800911c:	4638      	mov	r0, r7
 800911e:	4b06      	ldr	r3, [pc, #24]	@ (8009138 <_svfiprintf_r+0x1f4>)
 8009120:	a904      	add	r1, sp, #16
 8009122:	f7fe f90f 	bl	8007344 <_printf_i>
 8009126:	e7ed      	b.n	8009104 <_svfiprintf_r+0x1c0>
 8009128:	08009be8 	.word	0x08009be8
 800912c:	08009bee 	.word	0x08009bee
 8009130:	08009bf2 	.word	0x08009bf2
 8009134:	08006e09 	.word	0x08006e09
 8009138:	08008e8d 	.word	0x08008e8d

0800913c <__sflush_r>:
 800913c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009142:	0716      	lsls	r6, r2, #28
 8009144:	4605      	mov	r5, r0
 8009146:	460c      	mov	r4, r1
 8009148:	d454      	bmi.n	80091f4 <__sflush_r+0xb8>
 800914a:	684b      	ldr	r3, [r1, #4]
 800914c:	2b00      	cmp	r3, #0
 800914e:	dc02      	bgt.n	8009156 <__sflush_r+0x1a>
 8009150:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009152:	2b00      	cmp	r3, #0
 8009154:	dd48      	ble.n	80091e8 <__sflush_r+0xac>
 8009156:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009158:	2e00      	cmp	r6, #0
 800915a:	d045      	beq.n	80091e8 <__sflush_r+0xac>
 800915c:	2300      	movs	r3, #0
 800915e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009162:	682f      	ldr	r7, [r5, #0]
 8009164:	6a21      	ldr	r1, [r4, #32]
 8009166:	602b      	str	r3, [r5, #0]
 8009168:	d030      	beq.n	80091cc <__sflush_r+0x90>
 800916a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800916c:	89a3      	ldrh	r3, [r4, #12]
 800916e:	0759      	lsls	r1, r3, #29
 8009170:	d505      	bpl.n	800917e <__sflush_r+0x42>
 8009172:	6863      	ldr	r3, [r4, #4]
 8009174:	1ad2      	subs	r2, r2, r3
 8009176:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009178:	b10b      	cbz	r3, 800917e <__sflush_r+0x42>
 800917a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800917c:	1ad2      	subs	r2, r2, r3
 800917e:	2300      	movs	r3, #0
 8009180:	4628      	mov	r0, r5
 8009182:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009184:	6a21      	ldr	r1, [r4, #32]
 8009186:	47b0      	blx	r6
 8009188:	1c43      	adds	r3, r0, #1
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	d106      	bne.n	800919c <__sflush_r+0x60>
 800918e:	6829      	ldr	r1, [r5, #0]
 8009190:	291d      	cmp	r1, #29
 8009192:	d82b      	bhi.n	80091ec <__sflush_r+0xb0>
 8009194:	4a28      	ldr	r2, [pc, #160]	@ (8009238 <__sflush_r+0xfc>)
 8009196:	410a      	asrs	r2, r1
 8009198:	07d6      	lsls	r6, r2, #31
 800919a:	d427      	bmi.n	80091ec <__sflush_r+0xb0>
 800919c:	2200      	movs	r2, #0
 800919e:	6062      	str	r2, [r4, #4]
 80091a0:	6922      	ldr	r2, [r4, #16]
 80091a2:	04d9      	lsls	r1, r3, #19
 80091a4:	6022      	str	r2, [r4, #0]
 80091a6:	d504      	bpl.n	80091b2 <__sflush_r+0x76>
 80091a8:	1c42      	adds	r2, r0, #1
 80091aa:	d101      	bne.n	80091b0 <__sflush_r+0x74>
 80091ac:	682b      	ldr	r3, [r5, #0]
 80091ae:	b903      	cbnz	r3, 80091b2 <__sflush_r+0x76>
 80091b0:	6560      	str	r0, [r4, #84]	@ 0x54
 80091b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091b4:	602f      	str	r7, [r5, #0]
 80091b6:	b1b9      	cbz	r1, 80091e8 <__sflush_r+0xac>
 80091b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091bc:	4299      	cmp	r1, r3
 80091be:	d002      	beq.n	80091c6 <__sflush_r+0x8a>
 80091c0:	4628      	mov	r0, r5
 80091c2:	f7ff f9e5 	bl	8008590 <_free_r>
 80091c6:	2300      	movs	r3, #0
 80091c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80091ca:	e00d      	b.n	80091e8 <__sflush_r+0xac>
 80091cc:	2301      	movs	r3, #1
 80091ce:	4628      	mov	r0, r5
 80091d0:	47b0      	blx	r6
 80091d2:	4602      	mov	r2, r0
 80091d4:	1c50      	adds	r0, r2, #1
 80091d6:	d1c9      	bne.n	800916c <__sflush_r+0x30>
 80091d8:	682b      	ldr	r3, [r5, #0]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d0c6      	beq.n	800916c <__sflush_r+0x30>
 80091de:	2b1d      	cmp	r3, #29
 80091e0:	d001      	beq.n	80091e6 <__sflush_r+0xaa>
 80091e2:	2b16      	cmp	r3, #22
 80091e4:	d11d      	bne.n	8009222 <__sflush_r+0xe6>
 80091e6:	602f      	str	r7, [r5, #0]
 80091e8:	2000      	movs	r0, #0
 80091ea:	e021      	b.n	8009230 <__sflush_r+0xf4>
 80091ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091f0:	b21b      	sxth	r3, r3
 80091f2:	e01a      	b.n	800922a <__sflush_r+0xee>
 80091f4:	690f      	ldr	r7, [r1, #16]
 80091f6:	2f00      	cmp	r7, #0
 80091f8:	d0f6      	beq.n	80091e8 <__sflush_r+0xac>
 80091fa:	0793      	lsls	r3, r2, #30
 80091fc:	bf18      	it	ne
 80091fe:	2300      	movne	r3, #0
 8009200:	680e      	ldr	r6, [r1, #0]
 8009202:	bf08      	it	eq
 8009204:	694b      	ldreq	r3, [r1, #20]
 8009206:	1bf6      	subs	r6, r6, r7
 8009208:	600f      	str	r7, [r1, #0]
 800920a:	608b      	str	r3, [r1, #8]
 800920c:	2e00      	cmp	r6, #0
 800920e:	ddeb      	ble.n	80091e8 <__sflush_r+0xac>
 8009210:	4633      	mov	r3, r6
 8009212:	463a      	mov	r2, r7
 8009214:	4628      	mov	r0, r5
 8009216:	6a21      	ldr	r1, [r4, #32]
 8009218:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800921c:	47e0      	blx	ip
 800921e:	2800      	cmp	r0, #0
 8009220:	dc07      	bgt.n	8009232 <__sflush_r+0xf6>
 8009222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800922a:	f04f 30ff 	mov.w	r0, #4294967295
 800922e:	81a3      	strh	r3, [r4, #12]
 8009230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009232:	4407      	add	r7, r0
 8009234:	1a36      	subs	r6, r6, r0
 8009236:	e7e9      	b.n	800920c <__sflush_r+0xd0>
 8009238:	dfbffffe 	.word	0xdfbffffe

0800923c <_fflush_r>:
 800923c:	b538      	push	{r3, r4, r5, lr}
 800923e:	690b      	ldr	r3, [r1, #16]
 8009240:	4605      	mov	r5, r0
 8009242:	460c      	mov	r4, r1
 8009244:	b913      	cbnz	r3, 800924c <_fflush_r+0x10>
 8009246:	2500      	movs	r5, #0
 8009248:	4628      	mov	r0, r5
 800924a:	bd38      	pop	{r3, r4, r5, pc}
 800924c:	b118      	cbz	r0, 8009256 <_fflush_r+0x1a>
 800924e:	6a03      	ldr	r3, [r0, #32]
 8009250:	b90b      	cbnz	r3, 8009256 <_fflush_r+0x1a>
 8009252:	f7fe fa23 	bl	800769c <__sinit>
 8009256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d0f3      	beq.n	8009246 <_fflush_r+0xa>
 800925e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009260:	07d0      	lsls	r0, r2, #31
 8009262:	d404      	bmi.n	800926e <_fflush_r+0x32>
 8009264:	0599      	lsls	r1, r3, #22
 8009266:	d402      	bmi.n	800926e <_fflush_r+0x32>
 8009268:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800926a:	f7fe fb2e 	bl	80078ca <__retarget_lock_acquire_recursive>
 800926e:	4628      	mov	r0, r5
 8009270:	4621      	mov	r1, r4
 8009272:	f7ff ff63 	bl	800913c <__sflush_r>
 8009276:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009278:	4605      	mov	r5, r0
 800927a:	07da      	lsls	r2, r3, #31
 800927c:	d4e4      	bmi.n	8009248 <_fflush_r+0xc>
 800927e:	89a3      	ldrh	r3, [r4, #12]
 8009280:	059b      	lsls	r3, r3, #22
 8009282:	d4e1      	bmi.n	8009248 <_fflush_r+0xc>
 8009284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009286:	f7fe fb21 	bl	80078cc <__retarget_lock_release_recursive>
 800928a:	e7dd      	b.n	8009248 <_fflush_r+0xc>

0800928c <memmove>:
 800928c:	4288      	cmp	r0, r1
 800928e:	b510      	push	{r4, lr}
 8009290:	eb01 0402 	add.w	r4, r1, r2
 8009294:	d902      	bls.n	800929c <memmove+0x10>
 8009296:	4284      	cmp	r4, r0
 8009298:	4623      	mov	r3, r4
 800929a:	d807      	bhi.n	80092ac <memmove+0x20>
 800929c:	1e43      	subs	r3, r0, #1
 800929e:	42a1      	cmp	r1, r4
 80092a0:	d008      	beq.n	80092b4 <memmove+0x28>
 80092a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092aa:	e7f8      	b.n	800929e <memmove+0x12>
 80092ac:	4601      	mov	r1, r0
 80092ae:	4402      	add	r2, r0
 80092b0:	428a      	cmp	r2, r1
 80092b2:	d100      	bne.n	80092b6 <memmove+0x2a>
 80092b4:	bd10      	pop	{r4, pc}
 80092b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092be:	e7f7      	b.n	80092b0 <memmove+0x24>

080092c0 <_sbrk_r>:
 80092c0:	b538      	push	{r3, r4, r5, lr}
 80092c2:	2300      	movs	r3, #0
 80092c4:	4d05      	ldr	r5, [pc, #20]	@ (80092dc <_sbrk_r+0x1c>)
 80092c6:	4604      	mov	r4, r0
 80092c8:	4608      	mov	r0, r1
 80092ca:	602b      	str	r3, [r5, #0]
 80092cc:	f7fd fc9e 	bl	8006c0c <_sbrk>
 80092d0:	1c43      	adds	r3, r0, #1
 80092d2:	d102      	bne.n	80092da <_sbrk_r+0x1a>
 80092d4:	682b      	ldr	r3, [r5, #0]
 80092d6:	b103      	cbz	r3, 80092da <_sbrk_r+0x1a>
 80092d8:	6023      	str	r3, [r4, #0]
 80092da:	bd38      	pop	{r3, r4, r5, pc}
 80092dc:	200006e0 	.word	0x200006e0

080092e0 <memcpy>:
 80092e0:	440a      	add	r2, r1
 80092e2:	4291      	cmp	r1, r2
 80092e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80092e8:	d100      	bne.n	80092ec <memcpy+0xc>
 80092ea:	4770      	bx	lr
 80092ec:	b510      	push	{r4, lr}
 80092ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092f2:	4291      	cmp	r1, r2
 80092f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092f8:	d1f9      	bne.n	80092ee <memcpy+0xe>
 80092fa:	bd10      	pop	{r4, pc}

080092fc <__assert_func>:
 80092fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80092fe:	4614      	mov	r4, r2
 8009300:	461a      	mov	r2, r3
 8009302:	4b09      	ldr	r3, [pc, #36]	@ (8009328 <__assert_func+0x2c>)
 8009304:	4605      	mov	r5, r0
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	68d8      	ldr	r0, [r3, #12]
 800930a:	b954      	cbnz	r4, 8009322 <__assert_func+0x26>
 800930c:	4b07      	ldr	r3, [pc, #28]	@ (800932c <__assert_func+0x30>)
 800930e:	461c      	mov	r4, r3
 8009310:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009314:	9100      	str	r1, [sp, #0]
 8009316:	462b      	mov	r3, r5
 8009318:	4905      	ldr	r1, [pc, #20]	@ (8009330 <__assert_func+0x34>)
 800931a:	f000 f86f 	bl	80093fc <fiprintf>
 800931e:	f000 f87f 	bl	8009420 <abort>
 8009322:	4b04      	ldr	r3, [pc, #16]	@ (8009334 <__assert_func+0x38>)
 8009324:	e7f4      	b.n	8009310 <__assert_func+0x14>
 8009326:	bf00      	nop
 8009328:	200000d0 	.word	0x200000d0
 800932c:	08009c3e 	.word	0x08009c3e
 8009330:	08009c10 	.word	0x08009c10
 8009334:	08009c03 	.word	0x08009c03

08009338 <_calloc_r>:
 8009338:	b570      	push	{r4, r5, r6, lr}
 800933a:	fba1 5402 	umull	r5, r4, r1, r2
 800933e:	b93c      	cbnz	r4, 8009350 <_calloc_r+0x18>
 8009340:	4629      	mov	r1, r5
 8009342:	f7ff f997 	bl	8008674 <_malloc_r>
 8009346:	4606      	mov	r6, r0
 8009348:	b928      	cbnz	r0, 8009356 <_calloc_r+0x1e>
 800934a:	2600      	movs	r6, #0
 800934c:	4630      	mov	r0, r6
 800934e:	bd70      	pop	{r4, r5, r6, pc}
 8009350:	220c      	movs	r2, #12
 8009352:	6002      	str	r2, [r0, #0]
 8009354:	e7f9      	b.n	800934a <_calloc_r+0x12>
 8009356:	462a      	mov	r2, r5
 8009358:	4621      	mov	r1, r4
 800935a:	f7fe fa39 	bl	80077d0 <memset>
 800935e:	e7f5      	b.n	800934c <_calloc_r+0x14>

08009360 <__ascii_mbtowc>:
 8009360:	b082      	sub	sp, #8
 8009362:	b901      	cbnz	r1, 8009366 <__ascii_mbtowc+0x6>
 8009364:	a901      	add	r1, sp, #4
 8009366:	b142      	cbz	r2, 800937a <__ascii_mbtowc+0x1a>
 8009368:	b14b      	cbz	r3, 800937e <__ascii_mbtowc+0x1e>
 800936a:	7813      	ldrb	r3, [r2, #0]
 800936c:	600b      	str	r3, [r1, #0]
 800936e:	7812      	ldrb	r2, [r2, #0]
 8009370:	1e10      	subs	r0, r2, #0
 8009372:	bf18      	it	ne
 8009374:	2001      	movne	r0, #1
 8009376:	b002      	add	sp, #8
 8009378:	4770      	bx	lr
 800937a:	4610      	mov	r0, r2
 800937c:	e7fb      	b.n	8009376 <__ascii_mbtowc+0x16>
 800937e:	f06f 0001 	mvn.w	r0, #1
 8009382:	e7f8      	b.n	8009376 <__ascii_mbtowc+0x16>

08009384 <_realloc_r>:
 8009384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009388:	4680      	mov	r8, r0
 800938a:	4615      	mov	r5, r2
 800938c:	460c      	mov	r4, r1
 800938e:	b921      	cbnz	r1, 800939a <_realloc_r+0x16>
 8009390:	4611      	mov	r1, r2
 8009392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009396:	f7ff b96d 	b.w	8008674 <_malloc_r>
 800939a:	b92a      	cbnz	r2, 80093a8 <_realloc_r+0x24>
 800939c:	f7ff f8f8 	bl	8008590 <_free_r>
 80093a0:	2400      	movs	r4, #0
 80093a2:	4620      	mov	r0, r4
 80093a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093a8:	f000 f841 	bl	800942e <_malloc_usable_size_r>
 80093ac:	4285      	cmp	r5, r0
 80093ae:	4606      	mov	r6, r0
 80093b0:	d802      	bhi.n	80093b8 <_realloc_r+0x34>
 80093b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80093b6:	d8f4      	bhi.n	80093a2 <_realloc_r+0x1e>
 80093b8:	4629      	mov	r1, r5
 80093ba:	4640      	mov	r0, r8
 80093bc:	f7ff f95a 	bl	8008674 <_malloc_r>
 80093c0:	4607      	mov	r7, r0
 80093c2:	2800      	cmp	r0, #0
 80093c4:	d0ec      	beq.n	80093a0 <_realloc_r+0x1c>
 80093c6:	42b5      	cmp	r5, r6
 80093c8:	462a      	mov	r2, r5
 80093ca:	4621      	mov	r1, r4
 80093cc:	bf28      	it	cs
 80093ce:	4632      	movcs	r2, r6
 80093d0:	f7ff ff86 	bl	80092e0 <memcpy>
 80093d4:	4621      	mov	r1, r4
 80093d6:	4640      	mov	r0, r8
 80093d8:	f7ff f8da 	bl	8008590 <_free_r>
 80093dc:	463c      	mov	r4, r7
 80093de:	e7e0      	b.n	80093a2 <_realloc_r+0x1e>

080093e0 <__ascii_wctomb>:
 80093e0:	4603      	mov	r3, r0
 80093e2:	4608      	mov	r0, r1
 80093e4:	b141      	cbz	r1, 80093f8 <__ascii_wctomb+0x18>
 80093e6:	2aff      	cmp	r2, #255	@ 0xff
 80093e8:	d904      	bls.n	80093f4 <__ascii_wctomb+0x14>
 80093ea:	228a      	movs	r2, #138	@ 0x8a
 80093ec:	f04f 30ff 	mov.w	r0, #4294967295
 80093f0:	601a      	str	r2, [r3, #0]
 80093f2:	4770      	bx	lr
 80093f4:	2001      	movs	r0, #1
 80093f6:	700a      	strb	r2, [r1, #0]
 80093f8:	4770      	bx	lr
	...

080093fc <fiprintf>:
 80093fc:	b40e      	push	{r1, r2, r3}
 80093fe:	b503      	push	{r0, r1, lr}
 8009400:	4601      	mov	r1, r0
 8009402:	ab03      	add	r3, sp, #12
 8009404:	4805      	ldr	r0, [pc, #20]	@ (800941c <fiprintf+0x20>)
 8009406:	f853 2b04 	ldr.w	r2, [r3], #4
 800940a:	6800      	ldr	r0, [r0, #0]
 800940c:	9301      	str	r3, [sp, #4]
 800940e:	f000 f83d 	bl	800948c <_vfiprintf_r>
 8009412:	b002      	add	sp, #8
 8009414:	f85d eb04 	ldr.w	lr, [sp], #4
 8009418:	b003      	add	sp, #12
 800941a:	4770      	bx	lr
 800941c:	200000d0 	.word	0x200000d0

08009420 <abort>:
 8009420:	2006      	movs	r0, #6
 8009422:	b508      	push	{r3, lr}
 8009424:	f000 fa06 	bl	8009834 <raise>
 8009428:	2001      	movs	r0, #1
 800942a:	f7fd fb7a 	bl	8006b22 <_exit>

0800942e <_malloc_usable_size_r>:
 800942e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009432:	1f18      	subs	r0, r3, #4
 8009434:	2b00      	cmp	r3, #0
 8009436:	bfbc      	itt	lt
 8009438:	580b      	ldrlt	r3, [r1, r0]
 800943a:	18c0      	addlt	r0, r0, r3
 800943c:	4770      	bx	lr

0800943e <__sfputc_r>:
 800943e:	6893      	ldr	r3, [r2, #8]
 8009440:	b410      	push	{r4}
 8009442:	3b01      	subs	r3, #1
 8009444:	2b00      	cmp	r3, #0
 8009446:	6093      	str	r3, [r2, #8]
 8009448:	da07      	bge.n	800945a <__sfputc_r+0x1c>
 800944a:	6994      	ldr	r4, [r2, #24]
 800944c:	42a3      	cmp	r3, r4
 800944e:	db01      	blt.n	8009454 <__sfputc_r+0x16>
 8009450:	290a      	cmp	r1, #10
 8009452:	d102      	bne.n	800945a <__sfputc_r+0x1c>
 8009454:	bc10      	pop	{r4}
 8009456:	f000 b931 	b.w	80096bc <__swbuf_r>
 800945a:	6813      	ldr	r3, [r2, #0]
 800945c:	1c58      	adds	r0, r3, #1
 800945e:	6010      	str	r0, [r2, #0]
 8009460:	7019      	strb	r1, [r3, #0]
 8009462:	4608      	mov	r0, r1
 8009464:	bc10      	pop	{r4}
 8009466:	4770      	bx	lr

08009468 <__sfputs_r>:
 8009468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946a:	4606      	mov	r6, r0
 800946c:	460f      	mov	r7, r1
 800946e:	4614      	mov	r4, r2
 8009470:	18d5      	adds	r5, r2, r3
 8009472:	42ac      	cmp	r4, r5
 8009474:	d101      	bne.n	800947a <__sfputs_r+0x12>
 8009476:	2000      	movs	r0, #0
 8009478:	e007      	b.n	800948a <__sfputs_r+0x22>
 800947a:	463a      	mov	r2, r7
 800947c:	4630      	mov	r0, r6
 800947e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009482:	f7ff ffdc 	bl	800943e <__sfputc_r>
 8009486:	1c43      	adds	r3, r0, #1
 8009488:	d1f3      	bne.n	8009472 <__sfputs_r+0xa>
 800948a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800948c <_vfiprintf_r>:
 800948c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009490:	460d      	mov	r5, r1
 8009492:	4614      	mov	r4, r2
 8009494:	4698      	mov	r8, r3
 8009496:	4606      	mov	r6, r0
 8009498:	b09d      	sub	sp, #116	@ 0x74
 800949a:	b118      	cbz	r0, 80094a4 <_vfiprintf_r+0x18>
 800949c:	6a03      	ldr	r3, [r0, #32]
 800949e:	b90b      	cbnz	r3, 80094a4 <_vfiprintf_r+0x18>
 80094a0:	f7fe f8fc 	bl	800769c <__sinit>
 80094a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094a6:	07d9      	lsls	r1, r3, #31
 80094a8:	d405      	bmi.n	80094b6 <_vfiprintf_r+0x2a>
 80094aa:	89ab      	ldrh	r3, [r5, #12]
 80094ac:	059a      	lsls	r2, r3, #22
 80094ae:	d402      	bmi.n	80094b6 <_vfiprintf_r+0x2a>
 80094b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094b2:	f7fe fa0a 	bl	80078ca <__retarget_lock_acquire_recursive>
 80094b6:	89ab      	ldrh	r3, [r5, #12]
 80094b8:	071b      	lsls	r3, r3, #28
 80094ba:	d501      	bpl.n	80094c0 <_vfiprintf_r+0x34>
 80094bc:	692b      	ldr	r3, [r5, #16]
 80094be:	b99b      	cbnz	r3, 80094e8 <_vfiprintf_r+0x5c>
 80094c0:	4629      	mov	r1, r5
 80094c2:	4630      	mov	r0, r6
 80094c4:	f000 f938 	bl	8009738 <__swsetup_r>
 80094c8:	b170      	cbz	r0, 80094e8 <_vfiprintf_r+0x5c>
 80094ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094cc:	07dc      	lsls	r4, r3, #31
 80094ce:	d504      	bpl.n	80094da <_vfiprintf_r+0x4e>
 80094d0:	f04f 30ff 	mov.w	r0, #4294967295
 80094d4:	b01d      	add	sp, #116	@ 0x74
 80094d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094da:	89ab      	ldrh	r3, [r5, #12]
 80094dc:	0598      	lsls	r0, r3, #22
 80094de:	d4f7      	bmi.n	80094d0 <_vfiprintf_r+0x44>
 80094e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094e2:	f7fe f9f3 	bl	80078cc <__retarget_lock_release_recursive>
 80094e6:	e7f3      	b.n	80094d0 <_vfiprintf_r+0x44>
 80094e8:	2300      	movs	r3, #0
 80094ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80094ec:	2320      	movs	r3, #32
 80094ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80094f2:	2330      	movs	r3, #48	@ 0x30
 80094f4:	f04f 0901 	mov.w	r9, #1
 80094f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80094fc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80096a8 <_vfiprintf_r+0x21c>
 8009500:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009504:	4623      	mov	r3, r4
 8009506:	469a      	mov	sl, r3
 8009508:	f813 2b01 	ldrb.w	r2, [r3], #1
 800950c:	b10a      	cbz	r2, 8009512 <_vfiprintf_r+0x86>
 800950e:	2a25      	cmp	r2, #37	@ 0x25
 8009510:	d1f9      	bne.n	8009506 <_vfiprintf_r+0x7a>
 8009512:	ebba 0b04 	subs.w	fp, sl, r4
 8009516:	d00b      	beq.n	8009530 <_vfiprintf_r+0xa4>
 8009518:	465b      	mov	r3, fp
 800951a:	4622      	mov	r2, r4
 800951c:	4629      	mov	r1, r5
 800951e:	4630      	mov	r0, r6
 8009520:	f7ff ffa2 	bl	8009468 <__sfputs_r>
 8009524:	3001      	adds	r0, #1
 8009526:	f000 80a7 	beq.w	8009678 <_vfiprintf_r+0x1ec>
 800952a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800952c:	445a      	add	r2, fp
 800952e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009530:	f89a 3000 	ldrb.w	r3, [sl]
 8009534:	2b00      	cmp	r3, #0
 8009536:	f000 809f 	beq.w	8009678 <_vfiprintf_r+0x1ec>
 800953a:	2300      	movs	r3, #0
 800953c:	f04f 32ff 	mov.w	r2, #4294967295
 8009540:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009544:	f10a 0a01 	add.w	sl, sl, #1
 8009548:	9304      	str	r3, [sp, #16]
 800954a:	9307      	str	r3, [sp, #28]
 800954c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009550:	931a      	str	r3, [sp, #104]	@ 0x68
 8009552:	4654      	mov	r4, sl
 8009554:	2205      	movs	r2, #5
 8009556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800955a:	4853      	ldr	r0, [pc, #332]	@ (80096a8 <_vfiprintf_r+0x21c>)
 800955c:	f7fe f9b7 	bl	80078ce <memchr>
 8009560:	9a04      	ldr	r2, [sp, #16]
 8009562:	b9d8      	cbnz	r0, 800959c <_vfiprintf_r+0x110>
 8009564:	06d1      	lsls	r1, r2, #27
 8009566:	bf44      	itt	mi
 8009568:	2320      	movmi	r3, #32
 800956a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800956e:	0713      	lsls	r3, r2, #28
 8009570:	bf44      	itt	mi
 8009572:	232b      	movmi	r3, #43	@ 0x2b
 8009574:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009578:	f89a 3000 	ldrb.w	r3, [sl]
 800957c:	2b2a      	cmp	r3, #42	@ 0x2a
 800957e:	d015      	beq.n	80095ac <_vfiprintf_r+0x120>
 8009580:	4654      	mov	r4, sl
 8009582:	2000      	movs	r0, #0
 8009584:	f04f 0c0a 	mov.w	ip, #10
 8009588:	9a07      	ldr	r2, [sp, #28]
 800958a:	4621      	mov	r1, r4
 800958c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009590:	3b30      	subs	r3, #48	@ 0x30
 8009592:	2b09      	cmp	r3, #9
 8009594:	d94b      	bls.n	800962e <_vfiprintf_r+0x1a2>
 8009596:	b1b0      	cbz	r0, 80095c6 <_vfiprintf_r+0x13a>
 8009598:	9207      	str	r2, [sp, #28]
 800959a:	e014      	b.n	80095c6 <_vfiprintf_r+0x13a>
 800959c:	eba0 0308 	sub.w	r3, r0, r8
 80095a0:	fa09 f303 	lsl.w	r3, r9, r3
 80095a4:	4313      	orrs	r3, r2
 80095a6:	46a2      	mov	sl, r4
 80095a8:	9304      	str	r3, [sp, #16]
 80095aa:	e7d2      	b.n	8009552 <_vfiprintf_r+0xc6>
 80095ac:	9b03      	ldr	r3, [sp, #12]
 80095ae:	1d19      	adds	r1, r3, #4
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	9103      	str	r1, [sp, #12]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	bfbb      	ittet	lt
 80095b8:	425b      	neglt	r3, r3
 80095ba:	f042 0202 	orrlt.w	r2, r2, #2
 80095be:	9307      	strge	r3, [sp, #28]
 80095c0:	9307      	strlt	r3, [sp, #28]
 80095c2:	bfb8      	it	lt
 80095c4:	9204      	strlt	r2, [sp, #16]
 80095c6:	7823      	ldrb	r3, [r4, #0]
 80095c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80095ca:	d10a      	bne.n	80095e2 <_vfiprintf_r+0x156>
 80095cc:	7863      	ldrb	r3, [r4, #1]
 80095ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80095d0:	d132      	bne.n	8009638 <_vfiprintf_r+0x1ac>
 80095d2:	9b03      	ldr	r3, [sp, #12]
 80095d4:	3402      	adds	r4, #2
 80095d6:	1d1a      	adds	r2, r3, #4
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	9203      	str	r2, [sp, #12]
 80095dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095e0:	9305      	str	r3, [sp, #20]
 80095e2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80096ac <_vfiprintf_r+0x220>
 80095e6:	2203      	movs	r2, #3
 80095e8:	4650      	mov	r0, sl
 80095ea:	7821      	ldrb	r1, [r4, #0]
 80095ec:	f7fe f96f 	bl	80078ce <memchr>
 80095f0:	b138      	cbz	r0, 8009602 <_vfiprintf_r+0x176>
 80095f2:	2240      	movs	r2, #64	@ 0x40
 80095f4:	9b04      	ldr	r3, [sp, #16]
 80095f6:	eba0 000a 	sub.w	r0, r0, sl
 80095fa:	4082      	lsls	r2, r0
 80095fc:	4313      	orrs	r3, r2
 80095fe:	3401      	adds	r4, #1
 8009600:	9304      	str	r3, [sp, #16]
 8009602:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009606:	2206      	movs	r2, #6
 8009608:	4829      	ldr	r0, [pc, #164]	@ (80096b0 <_vfiprintf_r+0x224>)
 800960a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800960e:	f7fe f95e 	bl	80078ce <memchr>
 8009612:	2800      	cmp	r0, #0
 8009614:	d03f      	beq.n	8009696 <_vfiprintf_r+0x20a>
 8009616:	4b27      	ldr	r3, [pc, #156]	@ (80096b4 <_vfiprintf_r+0x228>)
 8009618:	bb1b      	cbnz	r3, 8009662 <_vfiprintf_r+0x1d6>
 800961a:	9b03      	ldr	r3, [sp, #12]
 800961c:	3307      	adds	r3, #7
 800961e:	f023 0307 	bic.w	r3, r3, #7
 8009622:	3308      	adds	r3, #8
 8009624:	9303      	str	r3, [sp, #12]
 8009626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009628:	443b      	add	r3, r7
 800962a:	9309      	str	r3, [sp, #36]	@ 0x24
 800962c:	e76a      	b.n	8009504 <_vfiprintf_r+0x78>
 800962e:	460c      	mov	r4, r1
 8009630:	2001      	movs	r0, #1
 8009632:	fb0c 3202 	mla	r2, ip, r2, r3
 8009636:	e7a8      	b.n	800958a <_vfiprintf_r+0xfe>
 8009638:	2300      	movs	r3, #0
 800963a:	f04f 0c0a 	mov.w	ip, #10
 800963e:	4619      	mov	r1, r3
 8009640:	3401      	adds	r4, #1
 8009642:	9305      	str	r3, [sp, #20]
 8009644:	4620      	mov	r0, r4
 8009646:	f810 2b01 	ldrb.w	r2, [r0], #1
 800964a:	3a30      	subs	r2, #48	@ 0x30
 800964c:	2a09      	cmp	r2, #9
 800964e:	d903      	bls.n	8009658 <_vfiprintf_r+0x1cc>
 8009650:	2b00      	cmp	r3, #0
 8009652:	d0c6      	beq.n	80095e2 <_vfiprintf_r+0x156>
 8009654:	9105      	str	r1, [sp, #20]
 8009656:	e7c4      	b.n	80095e2 <_vfiprintf_r+0x156>
 8009658:	4604      	mov	r4, r0
 800965a:	2301      	movs	r3, #1
 800965c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009660:	e7f0      	b.n	8009644 <_vfiprintf_r+0x1b8>
 8009662:	ab03      	add	r3, sp, #12
 8009664:	9300      	str	r3, [sp, #0]
 8009666:	462a      	mov	r2, r5
 8009668:	4630      	mov	r0, r6
 800966a:	4b13      	ldr	r3, [pc, #76]	@ (80096b8 <_vfiprintf_r+0x22c>)
 800966c:	a904      	add	r1, sp, #16
 800966e:	f7fd fbcb 	bl	8006e08 <_printf_float>
 8009672:	4607      	mov	r7, r0
 8009674:	1c78      	adds	r0, r7, #1
 8009676:	d1d6      	bne.n	8009626 <_vfiprintf_r+0x19a>
 8009678:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800967a:	07d9      	lsls	r1, r3, #31
 800967c:	d405      	bmi.n	800968a <_vfiprintf_r+0x1fe>
 800967e:	89ab      	ldrh	r3, [r5, #12]
 8009680:	059a      	lsls	r2, r3, #22
 8009682:	d402      	bmi.n	800968a <_vfiprintf_r+0x1fe>
 8009684:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009686:	f7fe f921 	bl	80078cc <__retarget_lock_release_recursive>
 800968a:	89ab      	ldrh	r3, [r5, #12]
 800968c:	065b      	lsls	r3, r3, #25
 800968e:	f53f af1f 	bmi.w	80094d0 <_vfiprintf_r+0x44>
 8009692:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009694:	e71e      	b.n	80094d4 <_vfiprintf_r+0x48>
 8009696:	ab03      	add	r3, sp, #12
 8009698:	9300      	str	r3, [sp, #0]
 800969a:	462a      	mov	r2, r5
 800969c:	4630      	mov	r0, r6
 800969e:	4b06      	ldr	r3, [pc, #24]	@ (80096b8 <_vfiprintf_r+0x22c>)
 80096a0:	a904      	add	r1, sp, #16
 80096a2:	f7fd fe4f 	bl	8007344 <_printf_i>
 80096a6:	e7e4      	b.n	8009672 <_vfiprintf_r+0x1e6>
 80096a8:	08009be8 	.word	0x08009be8
 80096ac:	08009bee 	.word	0x08009bee
 80096b0:	08009bf2 	.word	0x08009bf2
 80096b4:	08006e09 	.word	0x08006e09
 80096b8:	08009469 	.word	0x08009469

080096bc <__swbuf_r>:
 80096bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096be:	460e      	mov	r6, r1
 80096c0:	4614      	mov	r4, r2
 80096c2:	4605      	mov	r5, r0
 80096c4:	b118      	cbz	r0, 80096ce <__swbuf_r+0x12>
 80096c6:	6a03      	ldr	r3, [r0, #32]
 80096c8:	b90b      	cbnz	r3, 80096ce <__swbuf_r+0x12>
 80096ca:	f7fd ffe7 	bl	800769c <__sinit>
 80096ce:	69a3      	ldr	r3, [r4, #24]
 80096d0:	60a3      	str	r3, [r4, #8]
 80096d2:	89a3      	ldrh	r3, [r4, #12]
 80096d4:	071a      	lsls	r2, r3, #28
 80096d6:	d501      	bpl.n	80096dc <__swbuf_r+0x20>
 80096d8:	6923      	ldr	r3, [r4, #16]
 80096da:	b943      	cbnz	r3, 80096ee <__swbuf_r+0x32>
 80096dc:	4621      	mov	r1, r4
 80096de:	4628      	mov	r0, r5
 80096e0:	f000 f82a 	bl	8009738 <__swsetup_r>
 80096e4:	b118      	cbz	r0, 80096ee <__swbuf_r+0x32>
 80096e6:	f04f 37ff 	mov.w	r7, #4294967295
 80096ea:	4638      	mov	r0, r7
 80096ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096ee:	6823      	ldr	r3, [r4, #0]
 80096f0:	6922      	ldr	r2, [r4, #16]
 80096f2:	b2f6      	uxtb	r6, r6
 80096f4:	1a98      	subs	r0, r3, r2
 80096f6:	6963      	ldr	r3, [r4, #20]
 80096f8:	4637      	mov	r7, r6
 80096fa:	4283      	cmp	r3, r0
 80096fc:	dc05      	bgt.n	800970a <__swbuf_r+0x4e>
 80096fe:	4621      	mov	r1, r4
 8009700:	4628      	mov	r0, r5
 8009702:	f7ff fd9b 	bl	800923c <_fflush_r>
 8009706:	2800      	cmp	r0, #0
 8009708:	d1ed      	bne.n	80096e6 <__swbuf_r+0x2a>
 800970a:	68a3      	ldr	r3, [r4, #8]
 800970c:	3b01      	subs	r3, #1
 800970e:	60a3      	str	r3, [r4, #8]
 8009710:	6823      	ldr	r3, [r4, #0]
 8009712:	1c5a      	adds	r2, r3, #1
 8009714:	6022      	str	r2, [r4, #0]
 8009716:	701e      	strb	r6, [r3, #0]
 8009718:	6962      	ldr	r2, [r4, #20]
 800971a:	1c43      	adds	r3, r0, #1
 800971c:	429a      	cmp	r2, r3
 800971e:	d004      	beq.n	800972a <__swbuf_r+0x6e>
 8009720:	89a3      	ldrh	r3, [r4, #12]
 8009722:	07db      	lsls	r3, r3, #31
 8009724:	d5e1      	bpl.n	80096ea <__swbuf_r+0x2e>
 8009726:	2e0a      	cmp	r6, #10
 8009728:	d1df      	bne.n	80096ea <__swbuf_r+0x2e>
 800972a:	4621      	mov	r1, r4
 800972c:	4628      	mov	r0, r5
 800972e:	f7ff fd85 	bl	800923c <_fflush_r>
 8009732:	2800      	cmp	r0, #0
 8009734:	d0d9      	beq.n	80096ea <__swbuf_r+0x2e>
 8009736:	e7d6      	b.n	80096e6 <__swbuf_r+0x2a>

08009738 <__swsetup_r>:
 8009738:	b538      	push	{r3, r4, r5, lr}
 800973a:	4b29      	ldr	r3, [pc, #164]	@ (80097e0 <__swsetup_r+0xa8>)
 800973c:	4605      	mov	r5, r0
 800973e:	6818      	ldr	r0, [r3, #0]
 8009740:	460c      	mov	r4, r1
 8009742:	b118      	cbz	r0, 800974c <__swsetup_r+0x14>
 8009744:	6a03      	ldr	r3, [r0, #32]
 8009746:	b90b      	cbnz	r3, 800974c <__swsetup_r+0x14>
 8009748:	f7fd ffa8 	bl	800769c <__sinit>
 800974c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009750:	0719      	lsls	r1, r3, #28
 8009752:	d422      	bmi.n	800979a <__swsetup_r+0x62>
 8009754:	06da      	lsls	r2, r3, #27
 8009756:	d407      	bmi.n	8009768 <__swsetup_r+0x30>
 8009758:	2209      	movs	r2, #9
 800975a:	602a      	str	r2, [r5, #0]
 800975c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009760:	f04f 30ff 	mov.w	r0, #4294967295
 8009764:	81a3      	strh	r3, [r4, #12]
 8009766:	e033      	b.n	80097d0 <__swsetup_r+0x98>
 8009768:	0758      	lsls	r0, r3, #29
 800976a:	d512      	bpl.n	8009792 <__swsetup_r+0x5a>
 800976c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800976e:	b141      	cbz	r1, 8009782 <__swsetup_r+0x4a>
 8009770:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009774:	4299      	cmp	r1, r3
 8009776:	d002      	beq.n	800977e <__swsetup_r+0x46>
 8009778:	4628      	mov	r0, r5
 800977a:	f7fe ff09 	bl	8008590 <_free_r>
 800977e:	2300      	movs	r3, #0
 8009780:	6363      	str	r3, [r4, #52]	@ 0x34
 8009782:	89a3      	ldrh	r3, [r4, #12]
 8009784:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009788:	81a3      	strh	r3, [r4, #12]
 800978a:	2300      	movs	r3, #0
 800978c:	6063      	str	r3, [r4, #4]
 800978e:	6923      	ldr	r3, [r4, #16]
 8009790:	6023      	str	r3, [r4, #0]
 8009792:	89a3      	ldrh	r3, [r4, #12]
 8009794:	f043 0308 	orr.w	r3, r3, #8
 8009798:	81a3      	strh	r3, [r4, #12]
 800979a:	6923      	ldr	r3, [r4, #16]
 800979c:	b94b      	cbnz	r3, 80097b2 <__swsetup_r+0x7a>
 800979e:	89a3      	ldrh	r3, [r4, #12]
 80097a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80097a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097a8:	d003      	beq.n	80097b2 <__swsetup_r+0x7a>
 80097aa:	4621      	mov	r1, r4
 80097ac:	4628      	mov	r0, r5
 80097ae:	f000 f882 	bl	80098b6 <__smakebuf_r>
 80097b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097b6:	f013 0201 	ands.w	r2, r3, #1
 80097ba:	d00a      	beq.n	80097d2 <__swsetup_r+0x9a>
 80097bc:	2200      	movs	r2, #0
 80097be:	60a2      	str	r2, [r4, #8]
 80097c0:	6962      	ldr	r2, [r4, #20]
 80097c2:	4252      	negs	r2, r2
 80097c4:	61a2      	str	r2, [r4, #24]
 80097c6:	6922      	ldr	r2, [r4, #16]
 80097c8:	b942      	cbnz	r2, 80097dc <__swsetup_r+0xa4>
 80097ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80097ce:	d1c5      	bne.n	800975c <__swsetup_r+0x24>
 80097d0:	bd38      	pop	{r3, r4, r5, pc}
 80097d2:	0799      	lsls	r1, r3, #30
 80097d4:	bf58      	it	pl
 80097d6:	6962      	ldrpl	r2, [r4, #20]
 80097d8:	60a2      	str	r2, [r4, #8]
 80097da:	e7f4      	b.n	80097c6 <__swsetup_r+0x8e>
 80097dc:	2000      	movs	r0, #0
 80097de:	e7f7      	b.n	80097d0 <__swsetup_r+0x98>
 80097e0:	200000d0 	.word	0x200000d0

080097e4 <_raise_r>:
 80097e4:	291f      	cmp	r1, #31
 80097e6:	b538      	push	{r3, r4, r5, lr}
 80097e8:	4605      	mov	r5, r0
 80097ea:	460c      	mov	r4, r1
 80097ec:	d904      	bls.n	80097f8 <_raise_r+0x14>
 80097ee:	2316      	movs	r3, #22
 80097f0:	6003      	str	r3, [r0, #0]
 80097f2:	f04f 30ff 	mov.w	r0, #4294967295
 80097f6:	bd38      	pop	{r3, r4, r5, pc}
 80097f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80097fa:	b112      	cbz	r2, 8009802 <_raise_r+0x1e>
 80097fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009800:	b94b      	cbnz	r3, 8009816 <_raise_r+0x32>
 8009802:	4628      	mov	r0, r5
 8009804:	f000 f830 	bl	8009868 <_getpid_r>
 8009808:	4622      	mov	r2, r4
 800980a:	4601      	mov	r1, r0
 800980c:	4628      	mov	r0, r5
 800980e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009812:	f000 b817 	b.w	8009844 <_kill_r>
 8009816:	2b01      	cmp	r3, #1
 8009818:	d00a      	beq.n	8009830 <_raise_r+0x4c>
 800981a:	1c59      	adds	r1, r3, #1
 800981c:	d103      	bne.n	8009826 <_raise_r+0x42>
 800981e:	2316      	movs	r3, #22
 8009820:	6003      	str	r3, [r0, #0]
 8009822:	2001      	movs	r0, #1
 8009824:	e7e7      	b.n	80097f6 <_raise_r+0x12>
 8009826:	2100      	movs	r1, #0
 8009828:	4620      	mov	r0, r4
 800982a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800982e:	4798      	blx	r3
 8009830:	2000      	movs	r0, #0
 8009832:	e7e0      	b.n	80097f6 <_raise_r+0x12>

08009834 <raise>:
 8009834:	4b02      	ldr	r3, [pc, #8]	@ (8009840 <raise+0xc>)
 8009836:	4601      	mov	r1, r0
 8009838:	6818      	ldr	r0, [r3, #0]
 800983a:	f7ff bfd3 	b.w	80097e4 <_raise_r>
 800983e:	bf00      	nop
 8009840:	200000d0 	.word	0x200000d0

08009844 <_kill_r>:
 8009844:	b538      	push	{r3, r4, r5, lr}
 8009846:	2300      	movs	r3, #0
 8009848:	4d06      	ldr	r5, [pc, #24]	@ (8009864 <_kill_r+0x20>)
 800984a:	4604      	mov	r4, r0
 800984c:	4608      	mov	r0, r1
 800984e:	4611      	mov	r1, r2
 8009850:	602b      	str	r3, [r5, #0]
 8009852:	f7fd f956 	bl	8006b02 <_kill>
 8009856:	1c43      	adds	r3, r0, #1
 8009858:	d102      	bne.n	8009860 <_kill_r+0x1c>
 800985a:	682b      	ldr	r3, [r5, #0]
 800985c:	b103      	cbz	r3, 8009860 <_kill_r+0x1c>
 800985e:	6023      	str	r3, [r4, #0]
 8009860:	bd38      	pop	{r3, r4, r5, pc}
 8009862:	bf00      	nop
 8009864:	200006e0 	.word	0x200006e0

08009868 <_getpid_r>:
 8009868:	f7fd b944 	b.w	8006af4 <_getpid>

0800986c <__swhatbuf_r>:
 800986c:	b570      	push	{r4, r5, r6, lr}
 800986e:	460c      	mov	r4, r1
 8009870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009874:	4615      	mov	r5, r2
 8009876:	2900      	cmp	r1, #0
 8009878:	461e      	mov	r6, r3
 800987a:	b096      	sub	sp, #88	@ 0x58
 800987c:	da0c      	bge.n	8009898 <__swhatbuf_r+0x2c>
 800987e:	89a3      	ldrh	r3, [r4, #12]
 8009880:	2100      	movs	r1, #0
 8009882:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009886:	bf14      	ite	ne
 8009888:	2340      	movne	r3, #64	@ 0x40
 800988a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800988e:	2000      	movs	r0, #0
 8009890:	6031      	str	r1, [r6, #0]
 8009892:	602b      	str	r3, [r5, #0]
 8009894:	b016      	add	sp, #88	@ 0x58
 8009896:	bd70      	pop	{r4, r5, r6, pc}
 8009898:	466a      	mov	r2, sp
 800989a:	f000 f849 	bl	8009930 <_fstat_r>
 800989e:	2800      	cmp	r0, #0
 80098a0:	dbed      	blt.n	800987e <__swhatbuf_r+0x12>
 80098a2:	9901      	ldr	r1, [sp, #4]
 80098a4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80098a8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80098ac:	4259      	negs	r1, r3
 80098ae:	4159      	adcs	r1, r3
 80098b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80098b4:	e7eb      	b.n	800988e <__swhatbuf_r+0x22>

080098b6 <__smakebuf_r>:
 80098b6:	898b      	ldrh	r3, [r1, #12]
 80098b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098ba:	079d      	lsls	r5, r3, #30
 80098bc:	4606      	mov	r6, r0
 80098be:	460c      	mov	r4, r1
 80098c0:	d507      	bpl.n	80098d2 <__smakebuf_r+0x1c>
 80098c2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80098c6:	6023      	str	r3, [r4, #0]
 80098c8:	6123      	str	r3, [r4, #16]
 80098ca:	2301      	movs	r3, #1
 80098cc:	6163      	str	r3, [r4, #20]
 80098ce:	b003      	add	sp, #12
 80098d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098d2:	466a      	mov	r2, sp
 80098d4:	ab01      	add	r3, sp, #4
 80098d6:	f7ff ffc9 	bl	800986c <__swhatbuf_r>
 80098da:	9f00      	ldr	r7, [sp, #0]
 80098dc:	4605      	mov	r5, r0
 80098de:	4639      	mov	r1, r7
 80098e0:	4630      	mov	r0, r6
 80098e2:	f7fe fec7 	bl	8008674 <_malloc_r>
 80098e6:	b948      	cbnz	r0, 80098fc <__smakebuf_r+0x46>
 80098e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098ec:	059a      	lsls	r2, r3, #22
 80098ee:	d4ee      	bmi.n	80098ce <__smakebuf_r+0x18>
 80098f0:	f023 0303 	bic.w	r3, r3, #3
 80098f4:	f043 0302 	orr.w	r3, r3, #2
 80098f8:	81a3      	strh	r3, [r4, #12]
 80098fa:	e7e2      	b.n	80098c2 <__smakebuf_r+0xc>
 80098fc:	89a3      	ldrh	r3, [r4, #12]
 80098fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009906:	81a3      	strh	r3, [r4, #12]
 8009908:	9b01      	ldr	r3, [sp, #4]
 800990a:	6020      	str	r0, [r4, #0]
 800990c:	b15b      	cbz	r3, 8009926 <__smakebuf_r+0x70>
 800990e:	4630      	mov	r0, r6
 8009910:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009914:	f000 f81e 	bl	8009954 <_isatty_r>
 8009918:	b128      	cbz	r0, 8009926 <__smakebuf_r+0x70>
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	f023 0303 	bic.w	r3, r3, #3
 8009920:	f043 0301 	orr.w	r3, r3, #1
 8009924:	81a3      	strh	r3, [r4, #12]
 8009926:	89a3      	ldrh	r3, [r4, #12]
 8009928:	431d      	orrs	r5, r3
 800992a:	81a5      	strh	r5, [r4, #12]
 800992c:	e7cf      	b.n	80098ce <__smakebuf_r+0x18>
	...

08009930 <_fstat_r>:
 8009930:	b538      	push	{r3, r4, r5, lr}
 8009932:	2300      	movs	r3, #0
 8009934:	4d06      	ldr	r5, [pc, #24]	@ (8009950 <_fstat_r+0x20>)
 8009936:	4604      	mov	r4, r0
 8009938:	4608      	mov	r0, r1
 800993a:	4611      	mov	r1, r2
 800993c:	602b      	str	r3, [r5, #0]
 800993e:	f7fd f93f 	bl	8006bc0 <_fstat>
 8009942:	1c43      	adds	r3, r0, #1
 8009944:	d102      	bne.n	800994c <_fstat_r+0x1c>
 8009946:	682b      	ldr	r3, [r5, #0]
 8009948:	b103      	cbz	r3, 800994c <_fstat_r+0x1c>
 800994a:	6023      	str	r3, [r4, #0]
 800994c:	bd38      	pop	{r3, r4, r5, pc}
 800994e:	bf00      	nop
 8009950:	200006e0 	.word	0x200006e0

08009954 <_isatty_r>:
 8009954:	b538      	push	{r3, r4, r5, lr}
 8009956:	2300      	movs	r3, #0
 8009958:	4d05      	ldr	r5, [pc, #20]	@ (8009970 <_isatty_r+0x1c>)
 800995a:	4604      	mov	r4, r0
 800995c:	4608      	mov	r0, r1
 800995e:	602b      	str	r3, [r5, #0]
 8009960:	f7fd f93d 	bl	8006bde <_isatty>
 8009964:	1c43      	adds	r3, r0, #1
 8009966:	d102      	bne.n	800996e <_isatty_r+0x1a>
 8009968:	682b      	ldr	r3, [r5, #0]
 800996a:	b103      	cbz	r3, 800996e <_isatty_r+0x1a>
 800996c:	6023      	str	r3, [r4, #0]
 800996e:	bd38      	pop	{r3, r4, r5, pc}
 8009970:	200006e0 	.word	0x200006e0

08009974 <_init>:
 8009974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009976:	bf00      	nop
 8009978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800997a:	bc08      	pop	{r3}
 800997c:	469e      	mov	lr, r3
 800997e:	4770      	bx	lr

08009980 <_fini>:
 8009980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009982:	bf00      	nop
 8009984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009986:	bc08      	pop	{r3}
 8009988:	469e      	mov	lr, r3
 800998a:	4770      	bx	lr
