#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcd81d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xce8b90 .scope module, "tb" "tb" 3 102;
 .timescale -12 -12;
L_0xcdaf50 .functor NOT 1, L_0xd2fe20, C4<0>, C4<0>, C4<0>;
L_0xcd62f0 .functor XOR 1, L_0xd2fa40, L_0xd2fb70, C4<0>, C4<0>;
L_0xcd65b0 .functor XOR 1, L_0xcd62f0, L_0xd2fcb0, C4<0>, C4<0>;
v0xd1e8b0_0 .net *"_ivl_10", 0 0, L_0xd2fcb0;  1 drivers
v0xd1e9b0_0 .net *"_ivl_12", 0 0, L_0xcd65b0;  1 drivers
v0xd1ea90_0 .net *"_ivl_2", 0 0, L_0xd2f9a0;  1 drivers
v0xd1eb50_0 .net *"_ivl_4", 0 0, L_0xd2fa40;  1 drivers
v0xd1ec30_0 .net *"_ivl_6", 0 0, L_0xd2fb70;  1 drivers
v0xd1ed60_0 .net *"_ivl_8", 0 0, L_0xcd62f0;  1 drivers
v0xd1ee40_0 .net "areset", 0 0, L_0xcd60b0;  1 drivers
v0xd1eee0_0 .var "clk", 0 0;
v0xd1ef80_0 .net "in", 0 0, v0xd1d890_0;  1 drivers
v0xd1f0b0_0 .net "out_dut", 0 0, v0xd1e480_0;  1 drivers
v0xd1f150_0 .net "out_ref", 0 0, L_0xd2f810;  1 drivers
v0xd1f1f0_0 .var/2u "stats1", 159 0;
v0xd1f290_0 .var/2u "strobe", 0 0;
v0xd1f350_0 .net "tb_match", 0 0, L_0xd2fe20;  1 drivers
v0xd1f3f0_0 .net "tb_mismatch", 0 0, L_0xcdaf50;  1 drivers
v0xd1f490_0 .net "wavedrom_enable", 0 0, v0xd1db20_0;  1 drivers
v0xd1f560_0 .net "wavedrom_title", 511 0, v0xd1dbc0_0;  1 drivers
L_0xd2f9a0 .concat [ 1 0 0 0], L_0xd2f810;
L_0xd2fa40 .concat [ 1 0 0 0], L_0xd2f810;
L_0xd2fb70 .concat [ 1 0 0 0], v0xd1e480_0;
L_0xd2fcb0 .concat [ 1 0 0 0], L_0xd2f810;
L_0xd2fe20 .cmp/eeq 1, L_0xd2f9a0, L_0xcd65b0;
S_0xce8d20 .scope module, "good1" "reference_module" 3 143, 3 4 0, S_0xce8b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0xce1b20 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xce1b60 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
v0xcdab40_0 .net *"_ivl_0", 31 0, L_0xd1f680;  1 drivers
L_0x7ff1f3abc018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xcdae30_0 .net *"_ivl_3", 30 0, L_0x7ff1f3abc018;  1 drivers
L_0x7ff1f3abc060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xcdb020_0 .net/2u *"_ivl_4", 31 0, L_0x7ff1f3abc060;  1 drivers
v0xcd6120_0 .net "areset", 0 0, L_0xcd60b0;  alias, 1 drivers
v0xcd63c0_0 .net "clk", 0 0, v0xd1eee0_0;  1 drivers
v0xcd6680_0 .net "in", 0 0, v0xd1d890_0;  alias, 1 drivers
v0xcd6e80_0 .var "next", 0 0;
v0xd1c7a0_0 .net "out", 0 0, L_0xd2f810;  alias, 1 drivers
v0xd1c860_0 .var "state", 0 0;
E_0xce6e40 .event posedge, v0xcd6120_0, v0xcd63c0_0;
E_0xce6730 .event anyedge, v0xd1c860_0, v0xcd6680_0;
L_0xd1f680 .concat [ 1 31 0 0], v0xd1c860_0, L_0x7ff1f3abc018;
L_0xd2f810 .cmp/eq 32, L_0xd1f680, L_0x7ff1f3abc060;
S_0xd1ca30 .scope module, "stim1" "stimulus_gen" 3 138, 3 32 0, S_0xce8b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xcd60b0 .functor BUFZ 1, v0xd1d990_0, C4<0>, C4<0>, C4<0>;
v0xd1d6f0_0 .net "areset", 0 0, L_0xcd60b0;  alias, 1 drivers
v0xd1d7c0_0 .net "clk", 0 0, v0xd1eee0_0;  alias, 1 drivers
v0xd1d890_0 .var "in", 0 0;
v0xd1d990_0 .var "reset", 0 0;
v0xd1da30_0 .net "tb_match", 0 0, L_0xd2fe20;  alias, 1 drivers
v0xd1db20_0 .var "wavedrom_enable", 0 0;
v0xd1dbc0_0 .var "wavedrom_title", 511 0;
E_0xcce9f0/0 .event negedge, v0xcd63c0_0;
E_0xcce9f0/1 .event posedge, v0xcd63c0_0;
E_0xcce9f0 .event/or E_0xcce9f0/0, E_0xcce9f0/1;
S_0xd1ccd0 .scope task, "reset_test" "reset_test" 3 42, 3 42 0, S_0xd1ca30;
 .timescale -12 -12;
v0xd1cf30_0 .var/2u "arfail", 0 0;
v0xd1d010_0 .var "async", 0 0;
v0xd1d0d0_0 .var/2u "datafail", 0 0;
v0xd1d170_0 .var/2u "srfail", 0 0;
E_0xcfec20 .event posedge, v0xcd63c0_0;
E_0xcfef40 .event negedge, v0xcd63c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xcfec20;
    %wait E_0xcfec20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1d990_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcfec20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xcfef40;
    %load/vec4 v0xd1da30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd1d0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1d990_0, 0;
    %wait E_0xcfec20;
    %load/vec4 v0xd1da30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd1cf30_0, 0, 1;
    %wait E_0xcfec20;
    %load/vec4 v0xd1da30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xd1d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1d990_0, 0;
    %load/vec4 v0xd1d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 56 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xd1cf30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xd1d010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xd1d0d0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xd1d010_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 58 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xd1d230 .scope task, "wavedrom_start" "wavedrom_start" 3 69, 3 69 0, S_0xd1ca30;
 .timescale -12 -12;
v0xd1d430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd1d510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 72, 3 72 0, S_0xd1ca30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd1dd80 .scope module, "top_module1" "top_module" 3 149, 4 1 0, S_0xce8b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0xd1df60 .param/l "A" 0 4 9, C4<0>;
P_0xd1dfa0 .param/l "B" 0 4 10, C4<1>;
v0xd1e190_0 .net "areset", 0 0, L_0xcd60b0;  alias, 1 drivers
v0xd1e280_0 .net "clk", 0 0, v0xd1eee0_0;  alias, 1 drivers
v0xd1e390_0 .net "in", 0 0, v0xd1d890_0;  alias, 1 drivers
v0xd1e480_0 .var "out", 0 0;
v0xd1e520_0 .var "state", 0 0;
S_0xd1e690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 157, 3 157 0, S_0xce8b90;
 .timescale -12 -12;
E_0xce6c50 .event anyedge, v0xd1f290_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd1f290_0;
    %nor/r;
    %assign/vec4 v0xd1f290_0, 0;
    %wait E_0xce6c50;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd1ca30;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1d990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1d890_0, 0;
    %wait E_0xcfec20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1d990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1d890_0, 0;
    %wait E_0xcfec20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1d890_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd1d010_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xd1ccd0;
    %join;
    %wait E_0xcfec20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1d890_0, 0;
    %wait E_0xcfec20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1d890_0, 0;
    %wait E_0xcfec20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1d890_0, 0;
    %wait E_0xcfec20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1d890_0, 0;
    %wait E_0xcfec20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1d890_0, 0;
    %wait E_0xcfef40;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd1d510;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcce9f0;
    %vpi_func 3 93 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xd1d890_0, 0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xd1d990_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xce8d20;
T_5 ;
Ewait_0 .event/or E_0xce6730, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xd1c860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0xcd6680_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0xcd6e80_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0xcd6680_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0xcd6e80_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xce8d20;
T_6 ;
    %wait E_0xce6e40;
    %load/vec4 v0xcd6120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1c860_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xcd6e80_0;
    %assign/vec4 v0xd1c860_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd1dd80;
T_7 ;
    %wait E_0xce6e40;
    %load/vec4 v0xd1e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1e520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1e480_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xd1e520_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0xd1e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1e520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1e480_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1e520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1e480_0, 0;
T_7.6 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0xd1e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1e520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd1e480_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1e520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd1e480_0, 0;
T_7.8 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xce8b90;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1eee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1f290_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xce8b90;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xd1eee0_0;
    %inv;
    %store/vec4 v0xd1eee0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xce8b90;
T_10 ;
    %vpi_call/w 3 130 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd1d7c0_0, v0xd1f3f0_0, v0xd1eee0_0, v0xd1ef80_0, v0xd1ee40_0, v0xd1f150_0, v0xd1f0b0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xce8b90;
T_11 ;
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_11.1 ;
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 169 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 170 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 171 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xce8b90;
T_12 ;
    %wait E_0xcce9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1f1f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1f1f0_0, 4, 32;
    %load/vec4 v0xd1f350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1f1f0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1f1f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1f1f0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xd1f150_0;
    %load/vec4 v0xd1f150_0;
    %load/vec4 v0xd1f0b0_0;
    %xor;
    %load/vec4 v0xd1f150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 186 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1f1f0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xd1f1f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1f1f0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm1/fsm1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/fsm1/iter0/response6/top_module.sv";
