Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 12 20:28:28 2022
| Host         : DESKTOP-FBV1IIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.408        0.000                      0                  847        0.116        0.000                      0                  847        4.500        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.408        0.000                      0                  847        0.116        0.000                      0                  847        4.500        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col2_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.958ns (26.015%)  route 5.568ns (73.985%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.772 r  alu/adder16/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.302    11.074    btn_cond3/O[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.302    11.376 f  btn_cond3/M_col2_register_q[2]_i_7/O
                         net (fo=3, routed)           0.471    11.847    btn_cond4/M_col1_register_q_reg[2]_1
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  btn_cond4/M_col2_register_q[2]_i_1/O
                         net (fo=2, routed)           0.681    12.652    M_col2_register_d[2]
    SLICE_X62Y82         FDRE                                         r  M_col2_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.501    14.905    clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  M_col2_register_q_reg[2]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)       -0.067    15.061    M_col2_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col3_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.958ns (26.409%)  route 5.456ns (73.591%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.772 r  alu/adder16/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.302    11.074    btn_cond3/O[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.302    11.376 f  btn_cond3/M_col2_register_q[2]_i_7/O
                         net (fo=3, routed)           0.456    11.832    btn_cond3/M_last_q_reg_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.956 r  btn_cond3/M_col3_register_q[2]_i_1/O
                         net (fo=2, routed)           0.584    12.540    M_col3_register_d[2]
    SLICE_X62Y81         FDRE                                         r  M_col3_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.499    14.903    clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  M_col3_register_q_reg[2]/C
                         clock pessimism              0.258    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.101    15.025    M_col3_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col2_register_q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 1.958ns (26.677%)  route 5.382ns (73.323%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.772 r  alu/adder16/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.302    11.074    btn_cond3/O[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.302    11.376 f  btn_cond3/M_col2_register_q[2]_i_7/O
                         net (fo=3, routed)           0.471    11.847    btn_cond4/M_col1_register_q_reg[2]_1
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.971 r  btn_cond4/M_col2_register_q[2]_i_1/O
                         net (fo=2, routed)           0.494    12.466    M_col2_register_d[2]
    SLICE_X64Y82         FDRE                                         r  M_col2_register_q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.501    14.905    clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  M_col2_register_q_reg[2]_lopt_replica/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.028    15.100    M_col2_register_q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col3_register_q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 1.958ns (26.807%)  route 5.346ns (73.193%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.772 r  alu/adder16/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.302    11.074    btn_cond3/O[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.302    11.376 f  btn_cond3/M_col2_register_q[2]_i_7/O
                         net (fo=3, routed)           0.456    11.832    btn_cond3/M_last_q_reg_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.956 r  btn_cond3/M_col3_register_q[2]_i_1/O
                         net (fo=2, routed)           0.474    12.430    M_col3_register_d[2]
    SLICE_X64Y81         FDRE                                         r  M_col3_register_q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.499    14.903    clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  M_col3_register_q_reg[2]_lopt_replica/C
                         clock pessimism              0.258    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.045    15.081    M_col3_register_q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col1_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 1.958ns (27.240%)  route 5.230ns (72.760%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.772 r  alu/adder16/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.302    11.074    btn_cond3/O[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.302    11.376 f  btn_cond3/M_col2_register_q[2]_i_7/O
                         net (fo=3, routed)           0.468    11.844    btn_cond4/M_col1_register_q_reg[2]_1
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.968 r  btn_cond4/M_col1_register_q[2]_i_1/O
                         net (fo=2, routed)           0.346    12.314    M_col1_register_d[2]
    SLICE_X63Y81         FDRE                                         r  M_col1_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.499    14.903    clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  M_col1_register_q_reg[2]/C
                         clock pessimism              0.258    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X63Y81         FDRE (Setup_fdre_C_D)       -0.081    15.045    M_col1_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col1_register_q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 1.958ns (27.275%)  route 5.221ns (72.725%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.772 r  alu/adder16/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.302    11.074    btn_cond3/O[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.302    11.376 f  btn_cond3/M_col2_register_q[2]_i_7/O
                         net (fo=3, routed)           0.468    11.844    btn_cond4/M_col1_register_q_reg[2]_1
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    11.968 r  btn_cond4/M_col1_register_q[2]_i_1/O
                         net (fo=2, routed)           0.337    12.305    M_col1_register_d[2]
    SLICE_X64Y79         FDRE                                         r  M_col1_register_q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.498    14.902    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_col1_register_q_reg[2]_lopt_replica/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)       -0.045    15.080    M_col1_register_q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -12.305    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col3_register_q_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.606ns (22.988%)  route 5.380ns (77.012%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.419 r  alu/adder16/_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.309    10.728    alu/adder16/p_0_in[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I0_O)        0.303    11.031 f  alu/adder16/M_col2_register_q[1]_i_6/O
                         net (fo=3, routed)           0.319    11.350    btn_cond4/M_col1_register_q_reg[1]_1
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.474 r  btn_cond4/M_col3_register_q[1]_i_1/O
                         net (fo=2, routed)           0.639    12.112    M_col3_register_d[1]
    SLICE_X65Y79         FDRE                                         r  M_col3_register_q_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.498    14.902    clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  M_col3_register_q_reg[1]_lopt_replica/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)       -0.067    15.058    M_col3_register_q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col3_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 1.606ns (23.001%)  route 5.376ns (76.999%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.419 r  alu/adder16/_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.309    10.728    alu/adder16/p_0_in[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I0_O)        0.303    11.031 f  alu/adder16/M_col2_register_q[1]_i_6/O
                         net (fo=3, routed)           0.319    11.350    btn_cond4/M_col1_register_q_reg[1]_1
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.474 r  btn_cond4/M_col3_register_q[1]_i_1/O
                         net (fo=2, routed)           0.635    12.108    M_col3_register_d[1]
    SLICE_X64Y81         FDRE                                         r  M_col3_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.499    14.903    clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  M_col3_register_q_reg[1]/C
                         clock pessimism              0.258    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.016    15.110    M_col3_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col2_register_q_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.606ns (23.353%)  route 5.271ns (76.647%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.419 r  alu/adder16/_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.309    10.728    alu/adder16/p_0_in[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I0_O)        0.303    11.031 f  alu/adder16/M_col2_register_q[1]_i_6/O
                         net (fo=3, routed)           0.328    11.359    btn_cond4/M_col1_register_q_reg[1]_1
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  btn_cond4/M_col2_register_q[1]_i_1/O
                         net (fo=2, routed)           0.520    12.003    M_col2_register_d[1]
    SLICE_X61Y81         FDRE                                         r  M_col2_register_q_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.498    14.902    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  M_col2_register_q_reg[1]_lopt_replica/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)       -0.081    15.044    M_col2_register_q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 btn_cond3/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_col1_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.606ns (23.389%)  route 5.261ns (76.611%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.542     5.126    btn_cond3/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  btn_cond3/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  btn_cond3/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.887     6.469    btn_cond3/M_ctr_q_reg[4]
    SLICE_X54Y77         LUT4 (Prop_lut4_I1_O)        0.124     6.593 r  btn_cond3/M_ctr_q[0]_i_8__1/O
                         net (fo=2, routed)           1.148     7.741    btn_cond3/M_ctr_q[0]_i_8__1_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.865 r  btn_cond3/M_col3_register_q[2]_i_3/O
                         net (fo=19, routed)          1.094     8.960    btn_cond3/M_last_q_reg
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  btn_cond3/M_col2_register_q[0]_i_5/O
                         net (fo=4, routed)           0.984    10.068    btn_cond4/M_col1_register_q_reg[0]_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.192 r  btn_cond4/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.192    alu/adder16/S[1]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.419 r  alu/adder16/_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.309    10.728    alu/adder16/p_0_in[1]
    SLICE_X61Y81         LUT6 (Prop_lut6_I0_O)        0.303    11.031 f  alu/adder16/M_col2_register_q[1]_i_6/O
                         net (fo=3, routed)           0.347    11.378    btn_cond4/M_col1_register_q_reg[1]_1
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.502 r  btn_cond4/M_col1_register_q[1]_i_1/O
                         net (fo=2, routed)           0.491    11.993    M_col1_register_d[1]
    SLICE_X62Y79         FDRE                                         r  M_col1_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.498    14.902    clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  M_col1_register_q_reg[1]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)       -0.067    15.058    M_col1_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  3.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.559     1.503    random/clk_IBUF_BUFG
    SLICE_X57Y81         FDSE                                         r  random/M_x_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  random/M_x_q_reg[25]/Q
                         net (fo=2, routed)           0.064     1.708    random/M_x_q[25]
    SLICE_X56Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.753 r  random/M_w_q[25]_i_1/O
                         net (fo=1, routed)           0.000     1.753    random/M_w_q[25]_i_1_n_0
    SLICE_X56Y81         FDSE                                         r  random/M_w_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     2.015    random/clk_IBUF_BUFG
    SLICE_X56Y81         FDSE                                         r  random/M_w_q_reg[25]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X56Y81         FDSE (Hold_fdse_C_D)         0.121     1.637    random/M_w_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.560     1.504    random/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  random/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  random/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.066     1.711    random/M_x_q[8]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  random/M_w_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.756    random/M_w_q[11]_i_1_n_0
    SLICE_X56Y82         FDSE                                         r  random/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.826     2.016    random/clk_IBUF_BUFG
    SLICE_X56Y82         FDSE                                         r  random/M_w_q_reg[11]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         FDSE (Hold_fdse_C_D)         0.121     1.638    random/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.560     1.504    random/clk_IBUF_BUFG
    SLICE_X57Y82         FDSE                                         r  random/M_x_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  random/M_x_q_reg[22]/Q
                         net (fo=2, routed)           0.099     1.744    random/M_x_q[22]
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.045     1.789 r  random/M_w_q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.789    random/M_w_q[22]_i_1_n_0
    SLICE_X56Y82         FDSE                                         r  random/M_w_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.826     2.016    random/clk_IBUF_BUFG
    SLICE_X56Y82         FDSE                                         r  random/M_w_q_reg[22]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         FDSE (Hold_fdse_C_D)         0.120     1.637    random/M_w_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.244%)  route 0.128ns (40.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.501    random/clk_IBUF_BUFG
    SLICE_X55Y81         FDSE                                         r  random/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  random/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.128     1.770    random/M_x_q[5]
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.815 r  random/M_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    random/M_w_q[5]_i_1_n_0
    SLICE_X56Y81         FDSE                                         r  random/M_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     2.015    random/clk_IBUF_BUFG
    SLICE_X56Y81         FDSE                                         r  random/M_w_q_reg[5]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X56Y81         FDSE (Hold_fdse_C_D)         0.120     1.656    random/M_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.556     1.500    random/clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  random/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  random/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.119     1.760    random/M_x_q[7]
    SLICE_X56Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  random/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.805    random/M_w_q[7]_i_1_n_0
    SLICE_X56Y77         FDRE                                         r  random/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.821     2.011    random/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  random/M_w_q_reg[7]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.121     1.634    random/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 random/M_y_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_x_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.517%)  route 0.122ns (46.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.529    random/clk_IBUF_BUFG
    SLICE_X62Y80         FDSE                                         r  random/M_y_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  random/M_y_q_reg[2]/Q
                         net (fo=1, routed)           0.122     1.792    random/M_y_q[2]
    SLICE_X58Y80         FDRE                                         r  random/M_x_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.851     2.041    random/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  random/M_x_q_reg[2]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.047     1.609    random/M_x_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 random/M_y_q_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_x_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.559     1.503    random/clk_IBUF_BUFG
    SLICE_X57Y81         FDSE                                         r  random/M_y_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  random/M_y_q_reg[13]/Q
                         net (fo=1, routed)           0.113     1.757    random/M_y_q[13]
    SLICE_X57Y81         FDSE                                         r  random/M_x_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.825     2.015    random/clk_IBUF_BUFG
    SLICE_X57Y81         FDSE                                         r  random/M_x_q_reg[13]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X57Y81         FDSE (Hold_fdse_C_D)         0.070     1.573    random/M_x_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 random/M_z_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_y_q_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.559     1.503    random/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  random/M_z_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  random/M_z_q_reg[19]/Q
                         net (fo=1, routed)           0.113     1.757    random/M_z_q[19]
    SLICE_X55Y83         FDSE                                         r  random/M_y_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.827     2.017    random/clk_IBUF_BUFG
    SLICE_X55Y83         FDSE                                         r  random/M_y_q_reg[19]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X55Y83         FDSE (Hold_fdse_C_D)         0.070     1.573    random/M_y_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.936%)  route 0.159ns (46.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.558     1.502    random/clk_IBUF_BUFG
    SLICE_X55Y82         FDSE                                         r  random/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  random/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.159     1.802    random/M_x_q[16]
    SLICE_X56Y82         LUT5 (Prop_lut5_I1_O)        0.045     1.847 r  random/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.847    random/M_w_q[16]_i_1_n_0
    SLICE_X56Y82         FDSE                                         r  random/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.826     2.016    random/clk_IBUF_BUFG
    SLICE_X56Y82         FDSE                                         r  random/M_w_q_reg[16]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X56Y82         FDSE (Hold_fdse_C_D)         0.121     1.658    random/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 random/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.169%)  route 0.139ns (42.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.560     1.504    random/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  random/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  random/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.139     1.784    random/M_x_q[8]
    SLICE_X56Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.829 r  random/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.829    random/M_w_q[8]_i_1_n_0
    SLICE_X56Y83         FDSE                                         r  random/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.827     2.017    random/clk_IBUF_BUFG
    SLICE_X56Y83         FDSE                                         r  random/M_w_q_reg[8]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X56Y83         FDSE (Hold_fdse_C_D)         0.121     1.640    random/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y81   M_col1_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y82   M_col1_register_q_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   M_col1_register_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   M_col1_register_q_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y81   M_col1_register_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   M_col1_register_q_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y81   M_col1_register_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y81   M_col1_register_q_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y82   M_col2_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   btn_cond2/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   btn_cond2/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   btn_cond2/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   btn_cond4/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   edge_btn3/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y78   edge_detector_slow_timer/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y78   random/M_x_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y78   random/M_x_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y78   random/M_y_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y78   random/M_z_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   M_col1_register_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   M_col1_register_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_col1_register_q_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   M_col1_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_col1_register_q_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   M_col1_register_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   M_col1_register_q_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   M_col2_register_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   M_col2_register_q_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   M_col2_register_q_reg[3]/C



