

;=========================================================================
; MACRO
;=========================================================================


MR_TEST0_DET_PIN MACRO
	LDA	BP0R
	BIT	#C_BIT0
	ENDM

MR_TEST0_DET_KEY_INC MACRO
	INC	DLYCNT0_IDX
	ENDM

MR_HB_TEST0_ENTER_SP MACRO
;	PLAY	3_OW_OWWW<CH=2>
	ENDM
	
MR_HB_TEST0_ENTER_SUCCESS_SP MACRO
;	PLAY	di_8k+[300MSEC]
;	PLAY	3_OW_OWWW<CH=2>
;	MR_CHK_SPCH1_EN
	ENDM
	
MR_HB_TEST0_STEP_TBL_INC_KEY_SP MACRO
	;PLAY	T1KHZ_500MS_8K
	MR_CHK_SPCH1_EN
	ENDM
MR_HB_TEST0_STEP_TBL_INC_AUTOCNT_SP MACRO
	;PLAY	T1KHZ_500MS_8K
	MR_CHK_SPCH1_EN
	ENDM

MR_HB_TEST0_CHKSUM_CORRECT1_SP MACRO
;	PLAY	p001_FirstWake
;	PLAY	di_8k+[300MSEC]
	MR_CHK_SPCH1_EN
	ENDM
MR_HB_TEST0_CHKSUM_ERROR1_SP MACRO
;	PLAY	5*T1KHZ_500MS_8K
	MR_CHK_SPCH1_EN
	ENDM

MR_ALL_LED_OFF MACRO
	LDA	#11010100B
	TRB	BP0R
	LDA	#111B
	TRB	BP1R
	ENDM
