INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/Codes/Realtime/encode_ru_wd/rtl/G_row.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/Codes/Realtime/encode_ru_wd/rtl/H2_loader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2_loader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/Codes/Realtime/encode_ru_wd/rtl/encode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/Codes/Realtime/encode_ru_wd/rtl/qc_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qc_encoder
INFO: [VRFC 10-2458] undeclared symbol valid_G, assumed default net type wire [C:/Work/Codes/Realtime/encode_ru_wd/rtl/qc_encoder.sv:34]
INFO: [VRFC 10-2458] undeclared symbol o_valid, assumed default net type wire [C:/Work/Codes/Realtime/encode_ru_wd/rtl/qc_encoder.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/Codes/Realtime/encode_ru_wd/sim/tb_qc_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_qc_encoder
