/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [17:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [32:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  reg [4:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 10'h000;
    else _00_ <= { in_data[83:79], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[21:12] == in_data[41:32];
  assign celloutsig_1_7z = { celloutsig_1_0z[6:4], celloutsig_1_1z, celloutsig_1_0z } == { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_18z = in_data[180:173] == { celloutsig_1_0z[9:4], celloutsig_1_10z, celloutsig_1_17z };
  assign celloutsig_0_7z = { in_data[31:23], celloutsig_0_3z, celloutsig_0_2z } == { celloutsig_0_5z[8:3], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_11z = { celloutsig_0_10z[2:1], celloutsig_0_7z, celloutsig_0_2z } == { celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_7z == celloutsig_0_2z;
  assign celloutsig_0_19z = { celloutsig_0_5z[24:17], celloutsig_0_16z, celloutsig_0_0z } == { celloutsig_0_10z[3:1], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_2z = { in_data[18:0], celloutsig_0_0z, celloutsig_0_0z } == in_data[35:15];
  assign celloutsig_0_3z = ! { in_data[32:30], celloutsig_0_0z };
  assign celloutsig_1_11z = ! { in_data[142:139], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_12z = ! { celloutsig_0_10z[2:0], celloutsig_0_9z };
  assign celloutsig_0_16z = ! { celloutsig_0_14z[6:4], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_2z = ! celloutsig_1_0z[8:5];
  assign celloutsig_1_3z = ! in_data[189:186];
  assign celloutsig_1_8z = { celloutsig_1_5z[8:4], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z } || { celloutsig_1_5z[6:0], celloutsig_1_7z };
  assign celloutsig_1_17z = { in_data[187:175], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_2z } || { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_18z = { celloutsig_0_4z[6:0], celloutsig_0_2z } || { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_21z || { celloutsig_0_14z[9:8], celloutsig_0_12z, _00_, celloutsig_0_10z };
  assign celloutsig_1_6z = in_data[111:109] * { celloutsig_1_0z[6:5], celloutsig_1_1z };
  assign celloutsig_0_5z = { in_data[41:13], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } * in_data[85:53];
  assign celloutsig_0_20z = { celloutsig_0_8z[1], celloutsig_0_8z } * { celloutsig_0_4z[7:5], celloutsig_0_3z };
  assign celloutsig_0_21z = celloutsig_0_5z[27:10] * { celloutsig_0_14z[8:2], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_14z[4:3], celloutsig_0_14z, celloutsig_0_19z } * { celloutsig_0_8z[0], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[150:141] * in_data[130:121];
  assign celloutsig_1_10z = in_data[178:174] != { celloutsig_1_0z[4], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_6z[2:1], celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_10z } != celloutsig_1_9z[12:6];
  assign celloutsig_0_1z = in_data[32:14] != in_data[42:24];
  assign celloutsig_0_15z = { celloutsig_0_5z[30:15], celloutsig_0_12z } != { celloutsig_0_10z[3:0], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_17z = { in_data[83], celloutsig_0_15z } != { celloutsig_0_8z[2], celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z } != celloutsig_0_21z[6:4];
  assign celloutsig_1_1z = in_data[144:137] != celloutsig_1_0z[9:2];
  assign celloutsig_1_5z = in_data[172:164] >> { celloutsig_1_0z[7:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[64], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } >> in_data[56:45];
  assign celloutsig_1_16z = celloutsig_1_5z[5:0] >> celloutsig_1_9z[6:1];
  assign celloutsig_0_6z = { celloutsig_0_5z[17:15], celloutsig_0_2z } >> { celloutsig_0_5z[8:6], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_4z[6:2] >> celloutsig_0_9z;
  assign celloutsig_0_28z = celloutsig_0_14z >> { celloutsig_0_25z[11:7], celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_1_9z = { celloutsig_1_6z[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, 1'h0, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z } <<< { celloutsig_1_6z[2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } <<< celloutsig_0_6z[2:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_5z[30:27], celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_11z };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
