<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPURegisterBankInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1AMDGPURegisterBankInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::AMDGPURegisterBankInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">Target/AMDGPU/AMDGPURegisterBankInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AMDGPURegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPURegisterBankInfo__inherit__graph.png" border="0" usemap="#allvm_1_1AMDGPURegisterBankInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1AMDGPURegisterBankInfo_inherit__map" id="allvm_1_1AMDGPURegisterBankInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="18,152,249,177"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="5,79,261,104"/>
<area shape="poly" title=" " alt="" coords="136,118,136,152,131,152,131,118"/>
<area shape="rect" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks." alt="" coords="48,5,219,31"/>
<area shape="poly" title=" " alt="" coords="136,44,136,79,131,79,131,44"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AMDGPURegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPURegisterBankInfo__coll__graph.png" border="0" usemap="#allvm_1_1AMDGPURegisterBankInfo_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1AMDGPURegisterBankInfo_coll__map" id="allvm_1_1AMDGPURegisterBankInfo_coll__map">
<area shape="rect" title=" " alt="" coords="2765,2118,2996,2143"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="2393,1633,2649,1658"/>
<area shape="poly" title=" " alt="" coords="2542,1668,2872,2116,2868,2119,2538,1671"/>
<area shape="rect" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks." alt="" coords="2073,642,2244,667"/>
<area shape="poly" title=" " alt="" coords="2172,679,2518,1632,2513,1633,2167,681"/>
<area shape="rect" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept." alt="" coords="1611,435,1758,461"/>
<area shape="poly" title=" " alt="" coords="1772,456,1832,467,1898,484,1965,507,2029,538,2066,563,2100,591,2148,640,2144,644,2096,595,2063,567,2027,542,1963,512,1896,489,1830,472,1771,461"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="51,1823,132,1849"/>
<area shape="poly" title=" " alt="" coords="146,1847,202,1857,267,1864,318,1865,436,1864,626,1870,870,1874,995,1871,1112,1863,1213,1848,1256,1838,1292,1826,1393,1775,1487,1713,1574,1641,1655,1562,1730,1476,1798,1386,1860,1293,1916,1200,1966,1109,2010,1021,2080,862,2127,739,2151,667,2156,668,2132,741,2085,864,2015,1023,1971,1111,1921,1203,1865,1296,1802,1389,1734,1479,1659,1565,1578,1645,1490,1718,1395,1780,1294,1830,1258,1843,1214,1854,1112,1868,995,1876,870,1879,626,1875,436,1869,318,1870,267,1869,201,1863,145,1852"/>
<area shape="rect" href="classllvm_1_1GCNSubtarget.html" title=" " alt="" coords="2446,2071,2597,2097"/>
<area shape="poly" title=" " alt="" coords="112,1858,150,1899,175,1920,202,1936,263,1949,391,1968,757,2014,1318,2075,1524,2084,1684,2085,1845,2081,2052,2080,2446,2081,2446,2087,2052,2085,1845,2087,1684,2090,1524,2090,1317,2080,757,2019,390,1974,262,1955,200,1941,172,1924,147,1903,108,1861"/>
<area shape="rect" href="classllvm_1_1AMDGPUSubtarget.html" title=" " alt="" coords="445,1582,627,1607"/>
<area shape="poly" title=" " alt="" coords="102,1810,139,1747,167,1714,200,1687,229,1672,256,1664,304,1662,353,1662,380,1657,411,1647,423,1639,435,1630,493,1605,495,1610,437,1634,426,1643,413,1652,382,1662,354,1667,304,1667,256,1670,231,1677,203,1692,170,1718,143,1750,106,1812"/>
<area shape="rect" href="classllvm_1_1InstrItineraryData.html" title="Itinerary data supplied by a subtarget to be used by a target." alt="" coords="2071,1895,2246,1921"/>
<area shape="poly" title=" " alt="" coords="119,1855,157,1881,202,1903,255,1915,321,1925,478,1935,636,1938,759,1939,1686,1939,1893,1931,2071,1915,2071,1920,1894,1936,1686,1944,759,1944,636,1944,478,1940,320,1930,254,1921,200,1908,154,1886,116,1859"/>
<area shape="rect" href="structllvm_1_1MCSchedModel.html" title="Machine model for scheduling, bundling, and heuristics." alt="" coords="1605,1111,1764,1137"/>
<area shape="poly" title=" " alt="" coords="146,1837,317,1847,540,1856,744,1858,817,1853,859,1844,866,1838,870,1831,874,1822,882,1813,938,1774,988,1747,1035,1728,1081,1714,1177,1687,1231,1667,1292,1638,1417,1576,1466,1543,1519,1489,1554,1443,1584,1392,1631,1288,1662,1196,1678,1136,1683,1137,1667,1198,1636,1290,1589,1394,1558,1445,1523,1492,1469,1547,1419,1581,1294,1642,1233,1672,1179,1692,1082,1719,1037,1733,990,1751,941,1778,886,1817,879,1825,875,1833,871,1842,861,1849,818,1859,745,1863,540,1862,317,1852,145,1842"/>
<area shape="rect" href="structllvm_1_1MCProcResourceDesc.html" title="Define a kind of processor resource that will be modeled by the scheduler." alt="" coords="436,1775,636,1801"/>
<area shape="poly" title=" " alt="" coords="146,1831,268,1824,412,1809,476,1798,477,1803,412,1815,268,1829,146,1837"/>
<area shape="rect" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="443,1026,629,1051"/>
<area shape="poly" title=" " alt="" coords="95,1809,153,1531,199,1325,226,1305,253,1296,280,1295,307,1297,334,1300,360,1299,385,1290,410,1271,420,1258,425,1245,426,1218,425,1188,427,1171,434,1154,453,1122,475,1093,518,1050,522,1053,479,1096,457,1125,438,1156,432,1173,430,1188,432,1218,431,1246,425,1260,414,1275,388,1295,361,1304,334,1305,307,1303,280,1300,254,1301,228,1310,204,1328,159,1532,101,1810"/>
<area shape="rect" href="structllvm_1_1MCExtraProcessorInfo.html" title="Provide extra details about the machine processor." alt="" coords="987,1147,1190,1173"/>
<area shape="poly" title=" " alt="" coords="118,1812,156,1787,200,1765,266,1748,325,1744,379,1748,430,1755,479,1759,529,1755,580,1739,634,1705,645,1692,648,1679,651,1663,658,1645,710,1566,769,1489,891,1348,1000,1238,1071,1171,1075,1175,1004,1241,895,1352,773,1492,715,1569,662,1648,656,1665,653,1680,650,1694,638,1709,582,1744,530,1760,479,1764,430,1760,379,1754,325,1750,267,1754,202,1771,158,1792,121,1817"/>
<area shape="rect" href="structllvm_1_1MCRegisterCostEntry.html" title="Specify the cost of a register definition in terms of number of physical register allocated at regist..." alt="" coords="437,1167,635,1193"/>
<area shape="poly" title=" " alt="" coords="93,1809,102,1759,121,1697,135,1665,152,1634,174,1606,200,1582,228,1567,256,1562,282,1564,308,1570,334,1575,359,1577,384,1572,410,1557,449,1515,479,1467,501,1413,516,1359,525,1306,530,1259,532,1193,538,1193,535,1259,530,1307,521,1360,506,1415,484,1469,454,1519,414,1561,386,1577,359,1583,333,1581,307,1575,282,1570,256,1567,230,1572,203,1586,178,1609,157,1637,139,1667,126,1699,107,1761,98,1810"/>
<area shape="rect" href="structllvm_1_1InstrStage.html" title="These values represent a non&#45;pipelined step in the execution of an instruction." alt="" coords="473,2070,599,2095"/>
<area shape="poly" title=" " alt="" coords="101,1861,114,1901,134,1948,163,1996,182,2016,202,2034,473,2072,473,2077,200,2038,178,2020,159,1999,129,1951,109,1903,96,1863"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1581,485,1788,555"/>
<area shape="poly" title=" " alt="" coords="1802,544,1912,572,2029,605,2126,639,2124,644,2027,611,1911,577,1801,549"/>
<area shape="rect" title=" " alt="" coords="907,216,1271,403"/>
<area shape="poly" title=" " alt="" coords="1285,267,1348,267,1411,275,1470,295,1498,311,1523,330,1537,347,1542,365,1538,400,1534,436,1537,453,1547,470,1563,485,1583,496,1580,501,1560,489,1543,474,1532,455,1528,436,1533,399,1537,365,1532,349,1519,334,1495,315,1468,300,1410,281,1347,272,1285,273"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="983,427,1194,467"/>
<area shape="poly" title=" " alt="" coords="1208,446,1358,455,1522,475,1582,487,1581,493,1521,480,1358,461,1208,452"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1581,339,1788,408"/>
<area shape="poly" title=" " alt="" coords="1207,429,1293,412,1317,404,1454,383,1581,374,1581,379,1455,389,1318,409,1294,417,1208,434"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1545,585,1824,639"/>
<area shape="poly" title=" " alt="" coords="1208,444,1254,455,1295,477,1305,489,1308,502,1310,514,1319,525,1345,539,1369,546,1392,547,1415,545,1464,540,1491,542,1522,550,1547,564,1591,582,1589,587,1544,569,1520,554,1490,547,1464,545,1415,550,1392,553,1368,551,1343,544,1316,529,1306,517,1303,503,1300,491,1292,481,1252,460,1207,449"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1581,731,1788,800"/>
<area shape="poly" title=" " alt="" coords="1208,437,1255,450,1277,461,1295,477,1306,498,1310,529,1308,603,1305,677,1309,706,1319,725,1346,747,1376,764,1409,775,1444,783,1514,788,1581,783,1581,789,1514,793,1443,788,1408,781,1374,768,1343,751,1315,728,1304,707,1300,677,1302,603,1305,529,1301,500,1291,480,1274,466,1253,455,1207,443"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1556,664,1813,704"/>
<area shape="poly" title=" " alt="" coords="1208,439,1255,451,1276,462,1295,477,1306,490,1310,504,1309,532,1307,559,1310,572,1319,585,1343,607,1370,625,1431,653,1494,671,1556,680,1555,685,1493,676,1429,658,1368,630,1340,611,1315,588,1306,574,1302,560,1303,532,1305,505,1301,493,1291,481,1273,467,1253,456,1207,445"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="440,457,632,511"/>
<area shape="poly" title=" " alt="" coords="646,474,983,451,983,456,646,479"/>
<area shape="rect" href="classllvm_1_1DebugEpochBase.html" title=" " alt="" coords="5,538,177,563"/>
<area shape="poly" title=" " alt="" coords="190,533,439,496,440,501,191,539"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="664,597,856,651"/>
<area shape="poly" title=" " alt="" coords="191,559,664,611,664,616,191,564"/>
<area shape="poly" title=" " alt="" coords="1802,377,1858,385,1917,400,1976,422,2030,452,2055,474,2078,498,2114,552,2140,604,2155,641,2151,643,2136,606,2110,555,2073,502,2051,478,2026,457,1974,427,1916,405,1857,391,1801,382"/>
<area shape="rect" title=" " alt="" coords="909,5,1269,192"/>
<area shape="poly" title=" " alt="" coords="1282,173,1402,224,1523,280,1626,336,1624,341,1520,285,1400,229,1280,178"/>
<area shape="poly" title=" " alt="" coords="1838,623,2073,644,2073,650,1837,628"/>
<area shape="rect" title=" " alt="" coords="884,491,1293,663"/>
<area shape="poly" title=" " alt="" coords="1307,605,1317,605,1434,611,1545,612,1545,617,1434,616,1317,611,1307,610"/>
<area shape="poly" title=" " alt="" coords="1801,745,1911,724,2027,697,2124,665,2126,670,2029,703,1913,730,1802,750"/>
<area shape="rect" title=" " alt="" coords="887,739,1290,925"/>
<area shape="poly" title=" " alt="" coords="1303,815,1521,792,1581,783,1582,788,1522,797,1304,820"/>
<area shape="poly" title=" " alt="" coords="1827,678,2028,667,2073,662,2073,668,2028,672,1827,683"/>
<area shape="poly" title=" " alt="" coords="829,654,885,672,974,687,1065,697,1248,706,1416,703,1556,695,1556,700,1417,709,1248,711,1065,703,973,693,883,677,827,659"/>
<area shape="poly" title=" " alt="" coords="2611,2093,2782,2115,2782,2121,2610,2098"/>
<area shape="rect" href="classAMDGPUGenSubtargetInfo.html" title=" " alt="" coords="2061,2046,2256,2071"/>
<area shape="poly" title=" " alt="" coords="2270,2064,2446,2076,2446,2081,2269,2069"/>
<area shape="poly" title=" " alt="" coords="622,1607,637,1611,1037,1707,1346,1791,1654,1877,2053,1979,2461,2069,2460,2074,2051,1984,1653,1883,1344,1796,1035,1712,635,1616,620,1613"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="66,1111,117,1137"/>
<area shape="poly" title=" " alt="" coords="103,1149,116,1183,137,1224,166,1263,183,1279,203,1292,234,1303,282,1312,422,1323,603,1328,803,1327,1187,1319,1418,1313,2161,1313,2179,1321,2201,1343,2250,1419,2304,1528,2360,1655,2460,1910,2518,2070,2513,2072,2455,1912,2355,1657,2299,1530,2245,1421,2197,1346,2176,1326,2159,1319,1418,1319,1188,1325,803,1333,602,1333,422,1329,282,1317,232,1308,200,1297,180,1283,162,1266,132,1227,111,1186,98,1151"/>
<area shape="poly" title=" " alt="" coords="105,1149,140,1250,180,1379,184,1414,183,1442,186,1467,192,1479,203,1491,228,1510,251,1518,275,1521,299,1519,351,1513,380,1514,413,1521,473,1550,519,1580,516,1584,470,1554,411,1527,380,1519,351,1518,299,1524,275,1526,250,1524,225,1514,200,1495,188,1482,181,1469,178,1442,179,1414,175,1381,135,1251,100,1151"/>
<area shape="poly" title=" " alt="" coords="130,1112,201,1100,260,1096,307,1096,412,1100,967,1101,1209,1103,1521,1112,1605,1116,1605,1121,1521,1117,1209,1109,967,1106,412,1105,306,1102,260,1101,202,1105,131,1117"/>
<area shape="poly" title=" " alt="" coords="123,1102,160,1083,201,1067,262,1052,326,1043,442,1035,443,1041,326,1048,263,1058,202,1072,162,1087,126,1106"/>
<area shape="rect" href="structllvm_1_1MCRegisterFileDesc.html" title="A register file descriptor." alt="" coords="441,977,631,1002"/>
<area shape="poly" title=" " alt="" coords="105,1098,144,1050,170,1026,200,1007,244,995,305,988,441,985,441,990,305,994,245,1000,202,1012,173,1030,148,1053,110,1101"/>
<area shape="poly" title=" " alt="" coords="130,1138,165,1150,202,1160,262,1170,324,1176,437,1180,437,1185,323,1181,261,1175,201,1165,163,1155,128,1143"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="66,1393,117,1418"/>
<area shape="poly" title=" " alt="" coords="101,1431,113,1470,133,1517,163,1562,181,1581,203,1596,221,1603,245,1608,307,1612,377,1609,445,1603,445,1609,377,1614,307,1617,244,1614,219,1609,200,1601,178,1585,158,1565,128,1519,108,1472,96,1432"/>
<area shape="poly" title=" " alt="" coords="97,1432,104,1489,121,1563,135,1602,153,1639,175,1674,203,1704,236,1716,309,1734,477,1773,476,1778,307,1739,235,1721,200,1709,171,1678,148,1642,130,1604,116,1564,99,1490,91,1432"/>
<area shape="poly" title=" " alt="" coords="99,1379,114,1345,135,1306,164,1268,200,1236,229,1222,257,1216,308,1220,333,1223,358,1222,383,1216,410,1201,420,1191,424,1180,427,1168,434,1153,480,1094,520,1050,524,1053,484,1097,438,1156,432,1169,429,1182,424,1193,414,1205,385,1221,358,1227,333,1228,308,1225,257,1222,231,1227,203,1241,168,1272,140,1309,119,1348,104,1381"/>
<area shape="poly" title=" " alt="" coords="94,1378,104,1329,123,1266,154,1202,175,1172,200,1146,227,1127,255,1119,282,1116,308,1117,334,1118,359,1115,385,1106,410,1088,420,1070,421,1051,422,1031,434,1012,451,1000,454,1004,438,1015,427,1033,427,1051,425,1071,414,1091,387,1111,360,1121,334,1123,308,1123,282,1122,256,1124,230,1132,203,1150,179,1175,158,1204,128,1268,109,1330,99,1379"/>
<area shape="rect" href="classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="2111,2198,2206,2223"/>
<area shape="poly" title=" " alt="" coords="2219,2217,2255,2219,2294,2216,2333,2208,2368,2191,2376,2182,2380,2172,2383,2160,2391,2147,2435,2116,2481,2094,2483,2099,2438,2120,2395,2151,2388,2162,2385,2173,2381,2185,2371,2195,2334,2213,2295,2222,2256,2224,2219,2223"/>
<area shape="rect" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html" title=" " alt="" coords="2073,2248,2244,2288"/>
<area shape="poly" title=" " alt="" coords="2258,2274,2287,2272,2316,2265,2343,2254,2368,2238,2376,2228,2380,2218,2381,2196,2380,2173,2384,2160,2391,2148,2409,2130,2430,2115,2474,2094,2476,2099,2433,2119,2413,2134,2395,2151,2389,2162,2386,2174,2386,2197,2385,2219,2381,2231,2371,2242,2346,2259,2318,2270,2288,2277,2258,2280"/>
<area shape="poly" title=" " alt="" coords="2260,1914,2316,1926,2371,1947,2416,1975,2456,2010,2512,2069,2508,2073,2453,2014,2413,1980,2368,1952,2315,1931,2259,1919"/>
<area shape="poly" title=" " alt="" coords="1703,1147,2152,1894,2147,1897,1698,1150"/>
<area shape="poly" title=" " alt="" coords="1635,1099,1639,1093,1649,1089,1685,1085,1713,1087,1730,1093,1735,1103,1726,1113,1722,1109,1729,1102,1726,1097,1712,1092,1685,1090,1650,1094,1642,1097,1639,1102"/>
<area shape="poly" title=" " alt="" coords="614,1767,634,1753,644,1735,645,1717,646,1697,658,1678,683,1660,707,1650,730,1646,753,1646,802,1649,829,1647,859,1640,1057,1582,1138,1557,1211,1531,1282,1501,1354,1462,1432,1410,1520,1343,1574,1290,1619,1230,1653,1175,1675,1136,1679,1138,1658,1177,1623,1233,1578,1293,1523,1347,1435,1415,1357,1466,1284,1506,1213,1536,1139,1562,1059,1587,861,1645,830,1652,802,1654,753,1652,731,1652,708,1655,686,1665,662,1682,651,1699,650,1717,649,1736,638,1756,617,1772"/>
<area shape="rect" title=" " alt="" coords="72,2165,111,2190"/>
<area shape="poly" title=" " alt="" coords="124,2176,201,2177,412,2177,711,2177,964,2183,1395,2197,1602,2198,1823,2189,2074,2166,2369,2125,2431,2111,2485,2094,2487,2099,2432,2116,2370,2131,2074,2171,1823,2194,1602,2203,1395,2203,964,2189,711,2183,412,2183,201,2183,124,2181"/>
<area shape="poly" title=" " alt="" coords="124,2173,151,2166,175,2150,186,2135,191,2120,189,2089,187,2056,190,2039,199,2020,222,1993,256,1964,345,1900,439,1840,511,1798,513,1803,442,1845,348,1904,259,1968,225,1997,204,2023,195,2040,192,2057,195,2089,196,2120,191,2137,179,2154,154,2171,125,2178"/>
<area shape="poly" title=" " alt="" coords="124,2175,251,2168,332,2158,411,2140,467,2118,513,2093,516,2098,470,2123,413,2145,333,2163,252,2174,124,2180"/>
<area shape="poly" title=" " alt="" coords="643,1030,813,1024,1032,1025,1277,1037,1401,1050,1522,1068,1594,1087,1654,1109,1653,1114,1592,1092,1521,1073,1400,1055,1276,1043,1032,1030,813,1029,643,1035"/>
<area shape="rect" href="classuint16__t.html" title=" " alt="" coords="54,789,129,814"/>
<area shape="poly" title=" " alt="" coords="107,825,144,883,171,913,203,936,231,949,258,953,308,948,333,945,358,944,385,951,414,966,423,977,427,990,430,1001,438,1011,459,1024,456,1028,434,1015,425,1003,422,991,419,980,410,970,383,956,358,950,333,950,309,953,258,958,230,954,200,941,167,916,140,886,103,828"/>
<area shape="rect" href="structllvm_1_1InstrItinerary.html" title="An itinerary represents the scheduling information for an instruction." alt="" coords="1017,950,1160,975"/>
<area shape="poly" title=" " alt="" coords="119,779,156,756,201,739,259,726,306,723,353,728,413,739,484,755,544,774,642,815,737,865,861,924,885,935,952,949,1017,956,1017,962,952,954,883,940,859,929,735,870,640,820,542,779,483,760,411,744,353,733,306,728,260,732,202,744,159,761,122,783"/>
<area shape="poly" title=" " alt="" coords="142,800,302,808,374,817,399,822,414,829,426,845,431,862,428,896,424,930,427,946,438,962,454,974,451,979,434,966,423,948,419,930,423,896,426,863,422,847,410,833,397,827,373,822,301,814,142,805"/>
<area shape="poly" title=" " alt="" coords="1173,947,1310,935,1393,934,1481,940,1572,953,1662,975,1747,1010,1788,1032,1826,1058,1878,1103,1925,1155,1966,1211,2002,1271,2034,1334,2060,1398,2102,1528,2130,1651,2147,1759,2160,1895,2154,1895,2142,1759,2125,1652,2097,1529,2055,1400,2029,1336,1998,1274,1962,1214,1921,1158,1874,1107,1822,1062,1785,1037,1745,1015,1660,980,1571,958,1481,945,1393,940,1310,940,1174,952"/>
<area shape="poly" title=" " alt="" coords="1174,968,1380,989,1470,1001,1522,1011,1568,1033,1610,1060,1671,1109,1668,1113,1607,1064,1565,1037,1520,1016,1470,1006,1379,994,1174,973"/>
<area shape="rect" title=" " alt="" coords="503,927,569,953"/>
<area shape="poly" title=" " alt="" coords="584,939,1017,957,1017,962,583,945"/>
<area shape="poly" title=" " alt="" coords="1203,1150,1605,1126,1605,1131,1204,1156"/>
<area shape="poly" title=" " alt="" coords="635,1008,638,1012,649,1027,653,1043,649,1075,647,1105,651,1118,662,1131,677,1138,705,1144,788,1152,987,1157,987,1163,788,1157,704,1149,675,1143,658,1135,646,1121,642,1105,644,1074,647,1044,644,1029,634,1015,631,1012"/>
<area shape="poly" title=" " alt="" coords="648,1179,860,1176,987,1167,987,1173,860,1181,648,1184"/>
<area shape="poly" title=" " alt="" coords="612,2075,1405,2018,1820,1982,1960,1966,2027,1954,2038,1942,2050,1930,2077,1918,2079,1923,2054,1934,2042,1946,2029,1958,1961,1972,1821,1988,1406,2024,612,2080"/>
<area shape="rect" title=" " alt="" coords="54,2066,129,2091"/>
<area shape="poly" title=" " alt="" coords="142,2077,201,2079,473,2080,473,2085,201,2084,142,2083"/>
<area shape="rect" title=" " alt="" coords="23,2115,159,2141"/>
<area shape="poly" title=" " alt="" coords="173,2121,286,2114,412,2101,473,2092,473,2097,412,2107,287,2119,173,2127"/>
<area shape="rect" href="classllvm_1_1SelectionDAGTargetInfo.html" title="Targets can subclass this to parameterize the SelectionDAG lowering and instruction selection process..." alt="" coords="2052,1945,2265,1970"/>
<area shape="poly" title=" " alt="" coords="2279,1964,2325,1973,2370,1987,2411,2005,2449,2028,2506,2069,2503,2073,2446,2032,2408,2010,2368,1992,2324,1978,2278,1969"/>
<area shape="rect" href="classllvm_1_1SIRegisterInfo.html" title=" " alt="" coords="2446,2162,2597,2187"/>
<area shape="poly" title=" " alt="" coords="2611,2163,2741,2148,2795,2141,2795,2146,2742,2153,2611,2168"/>
<area shape="rect" href="classAMDGPUGenRegisterInfo.html" title=" " alt="" coords="2065,2313,2252,2338"/>
<area shape="poly" title=" " alt="" coords="2265,2320,2318,2311,2368,2295,2429,2249,2504,2185,2507,2189,2432,2253,2371,2300,2319,2316,2266,2325"/>
<area shape="rect" href="classllvm_1_1SIInstrInfo.html" title=" " alt="" coords="2459,2294,2584,2319"/>
<area shape="poly" title=" " alt="" coords="2560,2285,2852,2141,2855,2146,2562,2290"/>
<area shape="rect" href="classAMDGPUGenInstrInfo.html" title=" " alt="" coords="2078,2362,2239,2387"/>
<area shape="poly" title=" " alt="" coords="2253,2360,2369,2341,2473,2317,2474,2322,2370,2347,2253,2366"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4a2188152bd06bdcbbbc6e200395a6d0" id="r_a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d33fd387b81b22c1074a78d30192fea" id="r_a1d33fd387b81b22c1074a78d30192fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a> (<a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;SGPROperandRegs, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; OpIndices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1d33fd387b81b22c1074a78d30192fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578172134538b718906c8255c4d0eb6a" id="r_a578172134538b718906c8255c4d0eb6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt; Range, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;SGPROperandRegs, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a578172134538b718906c8255c4d0eb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs.  <br /></td></tr>
<tr class="separator:a578172134538b718906c8255c4d0eb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8054fd66e07e0d1b528b890a8554a290" id="r_a8054fd66e07e0d1b528b890a8554a290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8054fd66e07e0d1b528b890a8554a290">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; OpIndices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8054fd66e07e0d1b528b890a8554a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24440df02989c99abd91167e9e143e1" id="r_af24440df02989c99abd91167e9e143e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af24440df02989c99abd91167e9e143e1">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; OpIndices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af24440df02989c99abd91167e9e143e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08f356ffc589b235ea7a767ed09331d" id="r_ac08f356ffc589b235ea7a767ed09331d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac08f356ffc589b235ea7a767ed09331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed896b56b0c65ef8efa59f57678b23e" id="r_abed896b56b0c65ef8efa59f57678b23e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abed896b56b0c65ef8efa59f57678b23e">applyMappingDynStackAlloc</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abed896b56b0c65ef8efa59f57678b23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06010b168d1560e305bedddb74ab5921" id="r_a06010b168d1560e305bedddb74ab5921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06010b168d1560e305bedddb74ab5921">applyMappingLoad</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a06010b168d1560e305bedddb74ab5921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a5e2013d4605db2e56f9e094b0f44b" id="r_a52a5e2013d4605db2e56f9e094b0f44b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int RSrcIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a52a5e2013d4605db2e56f9e094b0f44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf49a8e95b46f26d4977f6fa5d56da26" id="r_abf49a8e95b46f26d4977f6fa5d56da26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf49a8e95b46f26d4977f6fa5d56da26">applyMappingSBufferLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abf49a8e95b46f26d4977f6fa5d56da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ba619d62fda8779e8f3a8182056cd7" id="r_aa6ba619d62fda8779e8f3a8182056cd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6ba619d62fda8779e8f3a8182056cd7">applyMappingBFEIntrinsic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa6ba619d62fda8779e8f3a8182056cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335fb9597dcba14470c14b1d6d05815d" id="r_a335fb9597dcba14470c14b1d6d05815d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a335fb9597dcba14470c14b1d6d05815d">lowerScalarMinMax</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a335fb9597dcba14470c14b1d6d05815d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e4d60d30f6101d9aedbc3e0e13bc0" id="r_a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">handleD16VData</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle register layout difference for f16 images for some subtargets.  <br /></td></tr>
<tr class="separator:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0924254734e306adcc8cdcd0e2a3544c" id="r_a0924254734e306adcc8cdcd0e2a3544c"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0924254734e306adcc8cdcd0e2a3544c">splitBufferOffsets</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0924254734e306adcc8cdcd0e2a3544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e1be86d4ab22aaccc61651b329dc69" id="r_aa5e1be86d4ab22aaccc61651b329dc69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5e1be86d4ab22aaccc61651b329dc69">selectStoreIntrinsic</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa5e1be86d4ab22aaccc61651b329dc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8096db0f3faef0f2b85f2ed8c0975e2e" id="r_a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8096db0f3faef0f2b85f2ed8c0975e2e">applyMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>.  <br /></td></tr>
<tr class="separator:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941f1e23c69340ff634ea8bbb015e6d0" id="r_a941f1e23c69340ff634ea8bbb015e6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Ptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a941f1e23c69340ff634ea8bbb015e6d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the mapping for a pointer arugment.  <br /></td></tr>
<tr class="separator:a941f1e23c69340ff634ea8bbb015e6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f99fec329ba9cbb633996ee0452363" id="r_a61f99fec329ba9cbb633996ee0452363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a61f99fec329ba9cbb633996ee0452363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc45f557d3d69066e2c03a39ca51793" id="r_a5bc45f557d3d69066e2c03a39ca51793"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>=AMDGPU::VGPRRegBankID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5bc45f557d3d69066e2c03a39ca51793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854d61301ea33c4f27021c50ae9e8bdf" id="r_a854d61301ea33c4f27021c50ae9e8bdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a854d61301ea33c4f27021c50ae9e8bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dca2bae7706ebd6d1d1681137040243" id="r_a6dca2bae7706ebd6d1d1681137040243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6dca2bae7706ebd6d1d1681137040243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefa289ec10ccb3fb0a928a8609b3724" id="r_acefa289ec10ccb3fb0a928a8609b3724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acefa289ec10ccb3fb0a928a8609b3724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909ca36ce602ebf9224694d163064009" id="r_a909ca36ce602ebf9224694d163064009"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;Regs, <a class="el" href="classllvm_1_1LLT.html">LLT</a> HalfTy, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a909ca36ce602ebf9224694d163064009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>.  <br /></td></tr>
<tr class="separator:a909ca36ce602ebf9224694d163064009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a" id="r_a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a317794ba2e8cf8f07ca39ade5115d66a">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt; RegSrcOpIdx, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d554817cae8090009510677635a1c7b" id="r_a9d554817cae8090009510677635a1c7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9d554817cae8090009510677635a1c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8badc0c5eeec688355e80d3f116ac3" id="r_a3d8badc0c5eeec688355e80d3f116ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3d8badc0c5eeec688355e80d3f116ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9561c2ca7dd4fcd8cf869156fbc79d79" id="r_a9561c2ca7dd4fcd8cf869156fbc79d79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9561c2ca7dd4fcd8cf869156fbc79d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a764fec0343cb91d369059651a11e4" id="r_af5a764fec0343cb91d369059651a11e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af5a764fec0343cb91d369059651a11e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8269780a1b283db0509e18d3f99d92" id="r_aba8269780a1b283db0509e18d3f99d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aba8269780a1b283db0509e18d3f99d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a779141ce10443d7b7d15b7ca76160" id="r_ae6a779141ce10443d7b7d15b7ca76160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae6a779141ce10443d7b7d15b7ca76160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1babbd49300ea60d3fe16eb5472749" id="r_abb1babbd49300ea60d3fe16eb5472749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abb1babbd49300ea60d3fe16eb5472749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d74d69cbd37e794e77ff37aa8d3401" id="r_a27d74d69cbd37e794e77ff37aa8d3401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int RsrcIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a27d74d69cbd37e794e77ff37aa8d3401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542fc1282cd157921c7f0900b73c63dd" id="r_a542fc1282cd157921c7f0900b73c63dd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a542fc1282cd157921c7f0900b73c63dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08eccc4e20c9a72b79a429c6b3e23381" id="r_a08eccc4e20c9a72b79a429c6b3e23381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381">copyCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a08eccc4e20c9a72b79a429c6b3e23381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B.  <br /></td></tr>
<tr class="separator:a08eccc4e20c9a72b79a429c6b3e23381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac390939d904c03a62f806bac6ae2626c" id="r_ac390939d904c03a62f806bac6ae2626c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac390939d904c03a62f806bac6ae2626c">getBreakDownCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMapping, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CurBank=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac390939d904c03a62f806bac6ae2626c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of using <code>ValMapping</code> to decompose a register.  <br /></td></tr>
<tr class="separator:ac390939d904c03a62f806bac6ae2626c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fe77055b01a82e1a53e7798cef110a" id="r_a53fe77055b01a82e1a53e7798cef110a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53fe77055b01a82e1a53e7798cef110a">getRegBankFromRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1LLT.html">LLT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a53fe77055b01a82e1a53e7798cef110a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a register bank that covers <code>RC</code>.  <br /></td></tr>
<tr class="separator:a53fe77055b01a82e1a53e7798cef110a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65adad01ce4004d6fe95c5b740190ab" id="r_ab65adad01ce4004d6fe95c5b740190ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab">getInstrAlternativeMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab65adad01ce4004d6fe95c5b740190ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the alternative mappings for <code>MI</code>.  <br /></td></tr>
<tr class="separator:ab65adad01ce4004d6fe95c5b740190ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb21f77ed3dc15eb330b93b3efaa94ba" id="r_abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb21f77ed3dc15eb330b93b3efaa94ba">getInstrMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>.  <br /></td></tr>
<tr class="separator:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698" id="r_a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a7af7bb833a1702eacc1b0974ee514698">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt; RegSrcOpIdx, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7af7bb833a1702eacc1b0974ee514698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a96b1c6181f78fcdb7aba634c687d20a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a96b1c6181f78fcdb7aba634c687d20a7">getRegBankFromConstraints</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank for the <code>OpIdx-th</code> operand of <code>MI</code> form the encoding constraints, if any.  <br /></td></tr>
<tr class="separator:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a1509c98e8ac62e07011d2915c527ad16"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1509c98e8ac62e07011d2915c527ad16">~RegisterBankInfo</a> ()=default</td></tr>
<tr class="separator:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aa67fe0dd995134920cbffc441302c2ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa67fe0dd995134920cbffc441302c2ce">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> ID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a93a0a8ab06630d5406ef007e182bc05f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a93a0a8ab06630d5406ef007e182bc05f">getRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a955b1188aace2fd0ff954c427821b49a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a955b1188aace2fd0ff954c427821b49a">getNumRegBanks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the total number of register banks.  <br /></td></tr>
<tr class="separator:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_abe3557a319298bbcb38531c7c3785898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a9ad9f326100ec08e3cde9f430fcb36f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9ad9f326100ec08e3cde9f430fcb36f1">getInstrPossibleMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the possible mapping for <code>MI</code>.  <br /></td></tr>
<tr class="separator:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a3e0abb5e64000fe871b5dd65f144e27b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b">applyMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply <code>OpdMapper.getInstrMapping()</code> to <code>OpdMapper.getMI()</code>.  <br /></td></tr>
<tr class="separator:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a03400563b62282df90443c4893d1f0e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aca0f86b578b560c1ea67d71987c1df57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aca0f86b578b560c1ea67d71987c1df57">verify</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> that information hold by this instance make sense for the given <code>TRI</code>.  <br /></td></tr>
<tr class="separator:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a5b7e84a2ea3cdb118f44543cdb33f670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> ID, <a class="el" href="classunsigned.html">unsigned</a> Cost, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *OperandsMapping, <a class="el" href="classunsigned.html">unsigned</a> NumOperands) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a640c554d91abd68270b79cdef71b99a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated invalid <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ada542413c7089fe35272a9ec47c19116" id="r_ada542413c7089fe35272a9ec47c19116"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada542413c7089fe35272a9ec47c19116">Subtarget</a></td></tr>
<tr class="separator:ada542413c7089fe35272a9ec47c19116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef42b99585e128b23a4980bc0bc1824" id="r_afef42b99585e128b23a4980bc0bc1824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a></td></tr>
<tr class="separator:afef42b99585e128b23a4980bc0bc1824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774f70ec47e4b324901ebbb23573157d" id="r_a774f70ec47e4b324901ebbb23573157d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a774f70ec47e4b324901ebbb23573157d">TII</a></td></tr>
<tr class="separator:a774f70ec47e4b324901ebbb23573157d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo" id="r_ac89dbbb6460391f27fb352c20c600769"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> = <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> *, 4&gt;</td></tr>
<tr class="memdesc:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenient type to represent the alternatives for mapping an instruction.  <br /></td></tr>
<tr class="separator:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a5c8b942e0a2e8ebef5a138c8d3c4462c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper)</td></tr>
<tr class="memdesc:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper method to apply something that is like the default mapping.  <br /></td></tr>
<tr class="separator:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a1cfd8b1df608cb89b0acb94d29d447b3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the (possibly generic) virtual register <code>Reg</code> to <code>RC</code>.  <br /></td></tr>
<tr class="separator:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_abe7d332de484fcc6cdc4c2a5e7bdd31b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a> = UINT_MAX</td></tr>
<tr class="memdesc:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by target independent code.  <br /></td></tr>
<tr class="separator:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_aabde40ed6dff50ce0fc5922ce428c79d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aabde40ed6dff50ce0fc5922ce428c79d">InvalidMappingID</a> = UINT_MAX - 1</td></tr>
<tr class="memdesc:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by the default constructor.  <br /></td></tr>
<tr class="separator:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a7a0e8ec60913f179f850e8c36cf07b0c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7a0e8ec60913f179f850e8c36cf07b0c">RegisterBankInfo</a> (<a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **<a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a>)</td></tr>
<tr class="memdesc:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a <a class="el" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks.">RegisterBankInfo</a> that can accommodate up to <code>NumRegBanks</code> <a class="el" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept.">RegisterBank</a> instances.  <br /></td></tr>
<tr class="separator:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a3a09b5d459b62b61b338fe86afaecaf2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3a09b5d459b62b61b338fe86afaecaf2">RegisterBankInfo</a> ()</td></tr>
<tr class="memdesc:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">This constructor is meaningless.  <br /></td></tr>
<tr class="separator:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_ab5092c9e3173624b66ddbec3e360101d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> ID)</td></tr>
<tr class="memdesc:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_adce46b4a1539a9a9ff0fbb77ab3b0068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adce46b4a1539a9a9ff0fbb77ab3b0068">getMinimalPhysRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the MinimalPhysRegClass for Reg.  <br /></td></tr>
<tr class="separator:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_af5535a05921d5db8486cc4ce527b066f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get the mapping of <code>MI</code>.  <br /></td></tr>
<tr class="separator:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a063bcf2a2c95c6a33a7aaef9246b26de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a063bcf2a2c95c6a33a7aaef9246b26de">getPartialMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> Length, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a5f683dcd4b6530d6f1b29d50b92e2907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> Length, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">The most common <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> consists of a single <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a>.  <br /></td></tr>
<tr class="separator:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a85689f6171de434d7b01fdd1854e3ccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a85689f6171de434d7b01fdd1854e3ccf">getValueMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> *BreakDown, <a class="el" href="classunsigned.html">unsigned</a> NumBreakDowns) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_ab899ee374f95aa9e56c35eae354f8188"><td class="memTemplParams" colspan="2">template&lt;typename Iterator &gt; </td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a> (Iterator Begin, Iterator End) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of between <code>Begin</code> and <code>End</code>.  <br /></td></tr>
<tr class="separator:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a724d32daf4f554526f15b36eab12e129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a724d32daf4f554526f15b36eab12e129">getOperandsMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; &amp;OpdsMapping) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of <code>OpdsMapping</code>.  <br /></td></tr>
<tr class="separator:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_acb92f4f15dbcf2c4fb654108ed026353"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#acb92f4f15dbcf2c4fb654108ed026353">getOperandsMapping</a> (std::initializer_list&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; OpdsMapping) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a9af995a46deda6c89c20ce3ef37a295c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a></td></tr>
<tr class="memdesc:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the set of supported register banks.  <br /></td></tr>
<tr class="separator:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a45f91f5fb3c739aa01e83fc81b5c5cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a></td></tr>
<tr class="memdesc:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of register banks.  <br /></td></tr>
<tr class="separator:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a9b40eeafea1db4840a2c4b387b58fd87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9b40eeafea1db4840a2c4b387b58fd87">MapOfPartialMappings</a></td></tr>
<tr class="memdesc:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7dab548e7fc3841c9e8d465665c74ecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7dab548e7fc3841c9e8d465665c74ecb">MapOfValueMappings</a></td></tr>
<tr class="memdesc:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7c9ef15d9d7fcf121f2ccd38ac18b441"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a>[]&gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7c9ef15d9d7fcf121f2ccd38ac18b441">MapOfOperandsMappings</a></td></tr>
<tr class="memdesc:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a88ed627477e18a1f994dfe07c55414ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a88ed627477e18a1f994dfe07c55414ff">MapOfInstructionMappings</a></td></tr>
<tr class="memdesc:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_aa184b7fc50428ff89191311836458be7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa184b7fc50428ff89191311836458be7">PhysRegMinimalRCs</a></td></tr>
<tr class="memdesc:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getting the minimal register class of a physreg is expensive.  <br /></td></tr>
<tr class="separator:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00042">42</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a542fc1282cd157921c7f0900b73c63dd" name="a542fc1282cd157921c7f0900b73c63dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542fc1282cd157921c7f0900b73c63dd">&#9670;&#160;</a></span>AMDGPURegisterBankInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AMDGPURegisterBankInfo::AMDGPURegisterBankInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Threading_8h_source.html#l00119">llvm::call_once()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a7af7bb833a1702eacc1b0974ee514698" name="a7af7bb833a1702eacc1b0974ee514698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af7bb833a1702eacc1b0974ee514698">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00298">298</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00526">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00078">Operands</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a317794ba2e8cf8f07ca39ade5115d66a" name="a317794ba2e8cf8f07ca39ade5115d66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317794ba2e8cf8f07ca39ade5115d66a">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, NumOps &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; NumOps &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00460">getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00335">getInstrAlternativeMappingsIntrinsic()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00375">getInstrAlternativeMappingsIntrinsicWSideEffects()</a>.</p>

</div>
</div>
<a id="aa6ba619d62fda8779e8f3a8182056cd7" name="aa6ba619d62fda8779e8f3a8182056cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ba619d62fda8779e8f3a8182056cd7">&#9670;&#160;</a></span>applyMappingBFEIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingBFEIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Signed</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01522">1522</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00438">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00147">llvm::RegisterBankInfo::ValueMapping::BreakDown</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00133">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00332">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00329">llvm::RegisterBankInfo::OperandsMapper::getMI()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00335">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MathExtras_8h_source.html#l00249">llvm::maskTrailingOnes()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00060">llvm::RegisterBankInfo::PartialMapping::RegBank</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04550">Signed</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abed896b56b0c65ef8efa59f57678b23e" name="abed896b56b0c65ef8efa59f57678b23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed896b56b0c65ef8efa59f57678b23e">&#9670;&#160;</a></span>applyMappingDynStackAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingDynStackAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01233">1233</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00113">llvm::assumeAligned()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineFunction_8h_source.html#l00648">llvm::MachineFunction::getInfo()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Alignment_8h_source.html#l00217">llvm::Log2()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00046">llvm::TargetFrameLowering::StackGrowsDown</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a52a5e2013d4605db2e56f9e094b0f44b" name="a52a5e2013d4605db2e56f9e094b0f44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a5e2013d4605db2e56f9e094b0f44b">&#9670;&#160;</a></span>applyMappingImage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingImage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RSrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01280">1280</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00438">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a8096db0f3faef0f2b85f2ed8c0975e2e" name="a8096db0f3faef0f2b85f2ed8c0975e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8096db0f3faef0f2b85f2ed8c0975e2e">&#9670;&#160;</a></span>applyMappingImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::applyMappingImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a387a01de67bc34f9314fedd9cc3177c6">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">2097</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00438">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01522">applyMappingBFEIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01233">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01280">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01155">applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01403">applyMappingSBufferLoad()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01040">llvm::MachineInstrSpan::begin()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00147">llvm::RegisterBankInfo::ValueMapping::BreakDown</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01631">buildExpandedScalarMinMax()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01847">buildVCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01059">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01097">constrainOpWithReadfirstlane()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="STLExtras_8h_source.html#l00263">llvm::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00073">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01043">llvm::MachineInstrSpan::end()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01903">extendLow32IntoHigh32()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00228">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00692">getHalfSizedType()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00332">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00329">llvm::RegisterBankInfo::OperandsMapper::getMI()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00335">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00100">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00732">llvm::RegisterBankInfo::OperandsMapper::getVRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00040">llvm::AMDGPU::RsrcIntrinsic::IsImage</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00092">llvm::LLT::isScalar()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00096">llvm::LLT::isVector()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00058">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01641">lowerScalarMinMax()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05401">minMaxToCompare()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01595">minMaxToExtend()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00764">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00060">llvm::RegisterBankInfo::PartialMapping::RegBank</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01882">reinsertVectorIndexAdd()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00039">llvm::AMDGPU::RsrcIntrinsic::RsrcArg</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">setRegsToType()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04550">Signed</a>, <a class="el" href="SmallVector_8h_source.html#l00070">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00661">split64BitValueForMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01657">substituteSimpleCopyRegs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01611">unpackV2S16ToS32()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00058">llvm::LLT::vector()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01825">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a06010b168d1560e305bedddb74ab5921" name="a06010b168d1560e305bedddb74ab5921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06010b168d1560e305bedddb74ab5921">&#9670;&#160;</a></span>applyMappingLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01155">1155</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00147">llvm::RegisterBankInfo::ValueMapping::BreakDown</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00150">llvm::LLT::divide()</a>, <a class="el" href="SmallVector_8h_source.html#l00073">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03953">llvm::LegalizerHelper::fewerElementsVector()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01069">llvm::MachineMemOperand::getAlign()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00332">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00732">llvm::RegisterBankInfo::OperandsMapper::getVRegs()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00096">llvm::LLT::isVector()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00058">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00764">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00060">llvm::RegisterBankInfo::PartialMapping::RegBank</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01130">splitUnequalType()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01146">widen96To128()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abf49a8e95b46f26d4977f6fa5d56da26" name="abf49a8e95b46f26d4977f6fa5d56da26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf49a8e95b46f26d4977f6fa5d56da26">&#9670;&#160;</a></span>applyMappingSBufferLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingSBufferLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01403">1403</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Align</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01040">llvm::MachineInstrSpan::begin()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00147">llvm::RegisterBankInfo::ValueMapping::BreakDown</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01043">llvm::MachineInstrSpan::end()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">executeInWaterfallLoop()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00332">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00430">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00329">llvm::RegisterBankInfo::OperandsMapper::getMI()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00335">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00142">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00144">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00060">llvm::RegisterBankInfo::PartialMapping::RegBank</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01319">setBufferOffsets()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a4a2188152bd06bdcbbbc6e200395a6d0" name="a4a2188152bd06bdcbbbc6e200395a6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2188152bd06bdcbbbc6e200395a6d0">&#9670;&#160;</a></span>buildVCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::buildVCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DstReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01847">1847</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a1d33fd387b81b22c1074a78d30192fea" name="a1d33fd387b81b22c1074a78d30192fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d33fd387b81b22c1074a78d30192fea">&#9670;&#160;</a></span>collectWaterfallOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::collectWaterfallOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01059">1059</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallSet_8h_source.html#l00155">llvm::SmallSet&lt; T, N, C &gt;::empty()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01074">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="ac08f356ffc589b235ea7a767ed09331d" name="ac08f356ffc589b235ea7a767ed09331d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08f356ffc589b235ea7a767ed09331d">&#9670;&#160;</a></span>constrainOpWithReadfirstlane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::constrainOpWithReadfirstlane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01097">1097</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a08eccc4e20c9a72b79a429c6b3e23381" name="a08eccc4e20c9a72b79a429c6b3e23381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08eccc4e20c9a72b79a429c6b3e23381">&#9670;&#160;</a></span>copyCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::copyCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>A</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B. </p>
<p>Since register banks may cover different size, <code>Size</code> specifies what will be the size in bits that will be copied around.</p>
<dl class="section note"><dt>Note</dt><dd>Since this is a copy, both registers have the same size. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00219">219</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00614">llvm::RegisterBankInfo::copyCost()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00214">isVectorRegisterBank()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>.</p>

</div>
</div>
<a id="af24440df02989c99abd91167e9e143e1" name="af24440df02989c99abd91167e9e143e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24440df02989c99abd91167e9e143e1">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01089">1089</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">executeInWaterfallLoop()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a578172134538b718906c8255c4d0eb6a" name="a578172134538b718906c8255c4d0eb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578172134538b718906c8255c4d0eb6a">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Range</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs. </p>
<p>If any of the required SGPR operands are VGPRs, perform a waterfall loop to execute the instruction for each unique combination of values in all lanes in the wave. The block will be split such that rest of the instructions are moved to a new block.</p>
<p>Essentially performs this loop: Save Execution Mask For (Lane : Wavefront) { Enable Lane, Disable all other lanes SGPR = read SGPR value for current lane from VGPR VGPRResult[Lane] = use_op SGPR } Restore Execution Mask</p>
<p>There is additional complexity to try for compare values to identify the unique values used. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">720</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00117">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00728">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="iterator__range_8h_source.html#l00044">llvm::iterator_range&lt; IteratorT &gt;::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="SmallSet_8h_source.html#l00164">llvm::SmallSet&lt; T, N, C &gt;::count()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00414">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="DenseMap_8h_source.html#l00083">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="iterator__range_8h_source.html#l00045">llvm::iterator_range&lt; IteratorT &gt;::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00150">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00163">llvm::LLT::getScalarSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00266">llvm::SIRegisterInfo::getWaveMaskRegClass()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="DenseMap_8h_source.html#l00207">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, <a class="el" href="MachineFunction_8h_source.html#l00751">llvm::MachineFunction::insert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00096">llvm::LLT::isVector()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01017">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00049">llvm::RegState::Kill</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="R600ClauseMergePass_8cpp_source.html#l00069">Merge</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00817">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00867">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="STLExtras_8h_source.html#l00728">llvm::zip()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01280">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01403">applyMappingSBufferLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01089">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01074">executeInWaterfallLoop()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01770">selectStoreIntrinsic()</a>.</p>

</div>
</div>
<a id="a8054fd66e07e0d1b528b890a8554a290" name="a8054fd66e07e0d1b528b890a8554a290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8054fd66e07e0d1b528b890a8554a290">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01074">1074</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01059">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="acefa289ec10ccb3fb0a928a8609b3724" name="acefa289ec10ccb3fb0a928a8609b3724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefa289ec10ccb3fb0a928a8609b3724">&#9670;&#160;</a></span>getAGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getAGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03380">3380</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ac390939d904c03a62f806bac6ae2626c" name="ac390939d904c03a62f806bac6ae2626c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac390939d904c03a62f806bac6ae2626c">&#9670;&#160;</a></span>getBreakDownCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getBreakDownCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValMapping</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *</td>          <td class="paramname"><span class="paramname"><em>CurBank</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of using <code>ValMapping</code> to decompose a register. </p>
<p>This is similar to <a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381" title="Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.">copyCost</a>, except for cases where multiple copy-like operations need to be inserted. If the register is used as a source operand and already has a bank assigned, <code>CurBank</code> is non-null. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#ae826c1439a2f1735834dfb2ec45fb906">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00250">250</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00147">llvm::RegisterBankInfo::ValueMapping::BreakDown</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00057">llvm::RegisterBankInfo::PartialMapping::Length</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00150">llvm::RegisterBankInfo::ValueMapping::NumBreakDowns</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00060">llvm::RegisterBankInfo::PartialMapping::RegBank</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00052">llvm::RegisterBankInfo::PartialMapping::StartIdx</a>.</p>

</div>
</div>
<a id="abb1babbd49300ea60d3fe16eb5472749" name="abb1babbd49300ea60d3fe16eb5472749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1babbd49300ea60d3fe16eb5472749">&#9670;&#160;</a></span>getDefaultMappingAllVGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingAllVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03228">3228</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00526">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="aba8269780a1b283db0509e18d3f99d92" name="aba8269780a1b283db0509e18d3f99d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8269780a1b283db0509e18d3f99d92">&#9670;&#160;</a></span>getDefaultMappingSOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingSOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03186">3186</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00526">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00171">llvm::SrcOp::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ae6a779141ce10443d7b7d15b7ca76160" name="ae6a779141ce10443d7b7d15b7ca76160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a779141ce10443d7b7d15b7ca76160">&#9670;&#160;</a></span>getDefaultMappingVOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingVOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03204">3204</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00526">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MachineOperand_8h_source.html#l00318">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a27d74d69cbd37e794e77ff37aa8d3401" name="a27d74d69cbd37e794e77ff37aa8d3401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d74d69cbd37e794e77ff37aa8d3401">&#9670;&#160;</a></span>getImageMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getImageMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RsrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03247">3247</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00526">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03353">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ab65adad01ce4004d6fe95c5b740190ab" name="ab65adad01ce4004d6fe95c5b740190ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65adad01ce4004d6fe95c5b740190ab">&#9670;&#160;</a></span>getInstrAlternativeMappings()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the alternative mappings for <code>MI</code>. </p>
<p>Alternative in the sense different from getInstrMapping. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00460">460</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a317794ba2e8cf8f07ca39ade5115d66a">addMappingFromTable()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00178">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00433">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00335">getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00375">getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00526">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00438">isScalarLoadLegal()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="AMDGPU_8h_source.html#l00366">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPU_8h_source.html#l00367">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="AMDGPU_8h_source.html#l00363">llvm::AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a9d554817cae8090009510677635a1c7b" name="a9d554817cae8090009510677635a1c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d554817cae8090009510677635a1c7b">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00335">335</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a317794ba2e8cf8f07ca39ade5115d66a">addMappingFromTable()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00433">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00460">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="a3d8badc0c5eeec688355e80d3f116ac3" name="a3d8badc0c5eeec688355e80d3f116ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8badc0c5eeec688355e80d3f116ac3">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsicWSideEffects()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00375">375</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a317794ba2e8cf8f07ca39ade5115d66a">addMappingFromTable()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00433">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00460">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="abb21f77ed3dc15eb330b93b3efaa94ba" name="abb21f77ed3dc15eb330b93b3efaa94ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb21f77ed3dc15eb330b93b3efaa94ba">&#9670;&#160;</a></span>getInstrMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>. </p>
<p><a class="el" href="classllvm_1_1Any.html">Any</a> mapping that would cause a VGPR to SGPR generated is illegal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3f495e9cf115e5d32f21d729c46a484e">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">3397</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00624">llvm::RegisterBankInfo::cannotCopy()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03380">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03228">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03186">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03204">getDefaultMappingVOP()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03247">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00162">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00526">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00534">llvm::RegisterBankInfo::getInvalidInstructionMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03152">getMappingType()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03353">getRegBankID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03361">getSGPROpMapping()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00297">llvm::RegisterBankInfo::getValueMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03291">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03372">getVGPROpMapping()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00767">llvm::GCNSubtarget::hasScalarCompareEq64()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00368">llvm::GCNSubtarget::hasScalarMulHiInsts()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="InstrTypes_8h_source.html#l00743">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00744">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00040">llvm::AMDGPU::RsrcIntrinsic::IsImage</a>, <a class="el" href="MipsInstPrinter_8cpp_source.html#l00031">isReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03170">isSALUMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00254">llvm::RegisterBankInfo::InstructionMapping::isValid()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03136">regBankBoolUnion()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03121">regBankUnion()</a>, <a class="el" href="Intrinsics_8h_source.html#l00293">llvm::Intrinsic::returnaddress</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00039">llvm::AMDGPU::RsrcIntrinsic::RsrcArg</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00058">llvm::LLT::vector()</a>.</p>

</div>
</div>
<a id="a61f99fec329ba9cbb633996ee0452363" name="a61f99fec329ba9cbb633996ee0452363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f99fec329ba9cbb633996ee0452363">&#9670;&#160;</a></span>getInstrMappingForLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMappingForLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">3306</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00178">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00526">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPU_8h_source.html#l00409">llvm::AMDGPU::isFlatGlobalAddrSpace()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00438">isScalarLoadLegal()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l00441">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a9561c2ca7dd4fcd8cf869156fbc79d79" name="a9561c2ca7dd4fcd8cf869156fbc79d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9561c2ca7dd4fcd8cf869156fbc79d79">&#9670;&#160;</a></span>getMappingType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getMappingType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03152">3152</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03121">regBankUnion()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a53fe77055b01a82e1a53e7798cef110a" name="a53fe77055b01a82e1a53e7798cef110a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fe77055b01a82e1a53e7798cef110a">&#9670;&#160;</a></span>getRegBankFromRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp; AMDGPURegisterBankInfo::getRegBankFromRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a register bank that covers <code>RC</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><code>RC</code> is a user-defined register class (as opposed as one generated by TableGen).</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The mapping RC -&gt; RegBank could be built while adding the coverage for the register banks. However, we do not do it, because, at least for now, we only need this information for register classes that are used in the description of instruction. In other words, there are just a handful of them and we do not want to waste space.</dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo</a></b></dt><dd>This should be TableGen'ed. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a9a3a4079fc2830c334da4406288bce24">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00276">276</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00158">llvm::SIRegisterInfo::isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00146">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a5bc45f557d3d69066e2c03a39ca51793" name="a5bc45f557d3d69066e2c03a39ca51793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc45f557d3d69066e2c03a39ca51793">&#9670;&#160;</a></span>getRegBankID()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getRegBankID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Default</em></span><span class="paramdefsep"> = </span><span class="paramdefval">AMDGPU::VGPRRegBankID</span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03353">3353</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03247">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03361">getSGPROpMapping()</a>.</p>

</div>
</div>
<a id="a854d61301ea33c4f27021c50ae9e8bdf" name="a854d61301ea33c4f27021c50ae9e8bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854d61301ea33c4f27021c50ae9e8bdf">&#9670;&#160;</a></span>getSGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getSGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03361">3361</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03353">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a941f1e23c69340ff634ea8bbb015e6d0" name="a941f1e23c69340ff634ea8bbb015e6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941f1e23c69340ff634ea8bbb015e6d0">&#9670;&#160;</a></span>getValueMappingForPtr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getValueMappingForPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Ptr</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the mapping for a pointer arugment. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03291">3291</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00178">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AMDGPU_8h_source.html#l00409">llvm::AMDGPU::isFlatGlobalAddrSpace()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l00441">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a6dca2bae7706ebd6d1d1681137040243" name="a6dca2bae7706ebd6d1d1681137040243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dca2bae7706ebd6d1d1681137040243">&#9670;&#160;</a></span>getVGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getVGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03372">3372</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a5f5e4d60d30f6101d9aedbc3e0e13bc0" name="a5f5e4d60d30f6101d9aedbc3e0e13bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">&#9670;&#160;</a></span>handleD16VData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPURegisterBankInfo::handleD16VData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handle register layout difference for f16 images for some subtargets. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01670">1670</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00188">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00100">llvm::LLT::getNumElements()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00608">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00096">llvm::LLT::isVector()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00058">llvm::LLT::vector()</a>.</p>

</div>
</div>
<a id="af5a764fec0343cb91d369059651a11e4" name="af5a764fec0343cb91d369059651a11e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a764fec0343cb91d369059651a11e4">&#9670;&#160;</a></span>isSALUMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::isSALUMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03170">3170</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a335fb9597dcba14470c14b1d6d05815d" name="a335fb9597dcba14470c14b1d6d05815d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335fb9597dcba14470c14b1d6d05815d">&#9670;&#160;</a></span>lowerScalarMinMax()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::lowerScalarMinMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01641">1641</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01631">buildExpandedScalarMinMax()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l05401">minMaxToCompare()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="aa5e1be86d4ab22aaccc61651b329dc69" name="aa5e1be86d4ab22aaccc61651b329dc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e1be86d4ab22aaccc61651b329dc69">&#9670;&#160;</a></span>selectStoreIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPURegisterBankInfo::selectStoreIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01770">1770</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00124">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00214">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00133">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01765">extractDLC()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01757">extractGLC()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01761">extractSLC()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00210">llvm::AMDGPU::getMUBUFOpcode()</a>, <a class="el" href="Lint_8cpp_source.html#l00517">isZero()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01709">splitBufferOffsets()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a909ca36ce602ebf9224694d163064009" name="a909ca36ce602ebf9224694d163064009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909ca36ce602ebf9224694d163064009">&#9670;&#160;</a></span>split64BitValueForMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::split64BitValueForMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Regs</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>HalfTy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>. </p>
<p>This appropriately sets the regbank of the new registers. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00661">661</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00432">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a0924254734e306adcc8cdcd0e2a3544c" name="a0924254734e306adcc8cdcd0e2a3544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0924254734e306adcc8cdcd0e2a3544c">&#9670;&#160;</a></span>splitBufferOffsets()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; AMDGPURegisterBankInfo::splitBufferOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01709">1709</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01695">getBaseWithConstantOffset()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01770">selectStoreIntrinsic()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ada542413c7089fe35272a9ec47c19116" name="ada542413c7089fe35272a9ec47c19116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada542413c7089fe35272a9ec47c19116">&#9670;&#160;</a></span>Subtarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&amp; llvm::AMDGPURegisterBankInfo::Subtarget</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">44</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03291">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01670">handleD16VData()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01319">setBufferOffsets()</a>.</p>

</div>
</div>
<a id="a774f70ec47e4b324901ebbb23573157d" name="a774f70ec47e4b324901ebbb23573157d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774f70ec47e4b324901ebbb23573157d">&#9670;&#160;</a></span>TII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>* llvm::AMDGPURegisterBankInfo::TII</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">46</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01522">applyMappingBFEIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">executeInWaterfallLoop()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01770">selectStoreIntrinsic()</a>.</p>

</div>
</div>
<a id="afef42b99585e128b23a4980bc0bc1824" name="afef42b99585e128b23a4980bc0bc1824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef42b99585e128b23a4980bc0bc1824">&#9670;&#160;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>* llvm::AMDGPURegisterBankInfo::TRI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">45</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00298">addMappingFromTable()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01522">applyMappingBFEIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01233">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02097">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01059">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01097">constrainOpWithReadfirstlane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03380">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03228">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03186">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03204">getDefaultMappingVOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03247">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00460">getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03397">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03152">getMappingType()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00276">getRegBankFromRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03353">getRegBankID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03361">getSGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03291">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03372">getVGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03170">isSALUMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01770">selectStoreIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01319">setBufferOffsets()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00661">split64BitValueForMapping()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 8 2024 10:26:02 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
