Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/jgmann/CENG450/Count_Mem_VHDL/count_mem_tb_vhdl_vhd_isim_beh.exe -prj C:/Users/jgmann/CENG450/Count_Mem_VHDL/count_mem_tb_vhdl_vhd_beh.prj work.count_mem_tb_vhdl_vhd 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/jgmann/CENG450/Count_Mem_VHDL/ROM_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/jgmann/CENG450/Count_Mem_VHDL/counter_non_syn.vhd" into library work
Parsing VHDL file "C:/Users/jgmann/CENG450/Count_Mem_VHDL/count_mem_vhdl.vhd" into library work
Parsing VHDL file "C:/Users/jgmann/CENG450/Count_Mem_VHDL/count_mem_tb_vhdl.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behv of entity counter [\counter(7)\]
Compiling architecture bhv of entity ROM_VHDL [rom_vhdl_default]
Compiling architecture behavioral of entity count_mem [count_mem_default]
Compiling architecture behavior of entity count_mem_tb_vhdl_vhd
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/jgmann/CENG450/Count_Mem_VHDL/count_mem_tb_vhdl_vhd_isim_beh.exe
Fuse Memory Usage: 37096 KB
Fuse CPU Usage: 420 ms
