
*** Running vivado
    with args -log comb_precise.vds -m64 -mode batch -messageDb vivado.pb -notrace -source comb_precise.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source comb_precise.tcl -notrace
Command: synth_design -top comb_precise -part xc7a50tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 106461 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 974.070 ; gain = 161.051 ; free physical = 1276 ; free virtual = 4179
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'comb_precise' [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/comb_precise.v:23]
	Parameter LENGTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter HEIGHT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'block' [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block.v:23]
	Parameter LENGTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter HEIGHT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'differences' [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/differences.v:22]
	Parameter LENGTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter HEIGHT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'differences' (1#1) [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/differences.v:22]
INFO: [Synth 8-638] synthesizing module 'ht_horizontal' [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/horizontal.v:27]
	Parameter LENGTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter HEIGHT bound to: 16 - type: integer 
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ht_horizontal' (2#1) [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/horizontal.v:27]
INFO: [Synth 8-256] done synthesizing module 'block' (3#1) [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block.v:23]
INFO: [Synth 8-638] synthesizing module 'block_htv_absum' [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:23]
	Parameter LENGTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter HEIGHT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ht_vertical' [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:23]
	Parameter LENGTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter HEIGHT bound to: 16 - type: integer 
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ht_vertical' (4#1) [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:23]
INFO: [Synth 8-638] synthesizing module 'sum' [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:22]
	Parameter LENGTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter HEIGHT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sum' (5#1) [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:22]
INFO: [Synth 8-256] done synthesizing module 'block_htv_absum' (6#1) [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/block_htv_absum.v:23]
INFO: [Synth 8-256] done synthesizing module 'comb_precise' (7#1) [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/comb_precise.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.445 ; gain = 199.426 ; free physical = 1261 ; free virtual = 4147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.445 ; gain = 199.426 ; free physical = 1261 ; free virtual = 4147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcpg236-3
INFO: [Device 21-403] Loading part xc7a50tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1020.449 ; gain = 207.430 ; free physical = 1260 ; free virtual = 4147
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:89]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:85]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:81]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:77]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:73]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:69]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:65]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/ht_vertical.v:61]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:84]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:79]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:71]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:66]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:58]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:53]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:46]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/juliana/LinFiles/Documents/GitHub/SATD-research/Emicro/SATD-8x16/SATD-8x16.srcs/sources_1/new/sum.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.457 ; gain = 215.438 ; free physical = 1252 ; free virtual = 4135
---------------------------------------------------------------------------------
# Minor page faults: 75371 Major page faults: 1642
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 75376 Major page faults: 1645
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 75376 Major page faults: 1645
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |block_htv_absum    |           8|      4329|
|2     |comb_precise__GCB0 |           1|     19062|
|3     |comb_precise__GCB1 |           1|      6354|
|4     |comb_precise__GCB2 |           1|      8472|
|5     |comb_precise__GCB3 |           1|       828|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     27 Bit       Adders := 1     
	   4 Input     23 Bit       Adders := 8     
	   3 Input     21 Bit       Adders := 64    
	   3 Input     20 Bit       Adders := 128   
	   2 Input     20 Bit       Adders := 96    
	   4 Input     20 Bit       Adders := 24    
	   5 Input     20 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 192   
	   3 Input     16 Bit       Adders := 128   
	   4 Input     16 Bit       Adders := 48    
	   5 Input     16 Bit       Adders := 16    
	   3 Input     13 Bit       Adders := 128   
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 64    
	   2 Input     20 Bit        Muxes := 64    
	   2 Input      2 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module comb_precise 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ht_vertical 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 16    
	   2 Input     20 Bit       Adders := 12    
	   4 Input     20 Bit       Adders := 3     
	   5 Input     20 Bit       Adders := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
Module sum 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     23 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 8     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
Module differences__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
Module differences 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 8     
Module ht_horizontal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 12    
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1120.473 ; gain = 307.453 ; free physical = 1178 ; free virtual = 3947
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1128.473 ; gain = 315.453 ; free physical = 1177 ; free virtual = 3932
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1128.473 ; gain = 315.453 ; free physical = 1177 ; free virtual = 3932

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |block_htv_absum    |           8|      4770|
|2     |comb_precise__GCB0 |           1|     20160|
|3     |comb_precise__GCB1 |           1|      6720|
|4     |comb_precise__GCB2 |           1|      8960|
|5     |comb_precise__GCB3 |           1|      1018|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 1200.512 ; gain = 387.492 ; free physical = 1102 ; free virtual = 3911
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 1200.512 ; gain = 387.492 ; free physical = 1102 ; free virtual = 3911

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |block_htv_absum    |           8|      2638|
|2     |comb_precise__GCB0 |           1|     11223|
|3     |comb_precise__GCB1 |           1|      3741|
|4     |comb_precise__GCB2 |           1|      4988|
|5     |comb_precise__GCB3 |           1|       899|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 1200.512 ; gain = 387.492 ; free physical = 1102 ; free virtual = 3911
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |block_htv_absum    |           8|      2638|
|2     |comb_precise__GCB0 |           1|     11223|
|3     |comb_precise__GCB1 |           1|      3741|
|4     |comb_precise__GCB2 |           1|      4988|
|5     |comb_precise__GCB3 |           1|       899|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1080 ; free virtual = 3902
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1080 ; free virtual = 3902

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1080 ; free virtual = 3902
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1090 ; free virtual = 3891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1087 ; free virtual = 3891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1104 ; free virtual = 3902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1061 ; free virtual = 3878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1059 ; free virtual = 3877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1083 ; free virtual = 3897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  3788|
|3     |LUT1   |   420|
|4     |LUT2   | 11033|
|5     |LUT3   |  4500|
|6     |LUT4   |  1268|
|7     |LUT5   |  1640|
|8     |LUT6   |   616|
|9     |FDRE   |    47|
|10    |IBUF   |  3075|
|11    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                | 26415|
|2     |  block_10 |block           |   872|
|3     |    diff   |differences_4   |   190|
|4     |    hth    |ht_horizontal_5 |   682|
|5     |  block_8  |block_0         |   872|
|6     |    diff   |differences_2   |   190|
|7     |    hth    |ht_horizontal_3 |   682|
|8     |  block_9  |block_1         |   872|
|9     |    diff   |differences     |   190|
|10    |    hth    |ht_horizontal   |   682|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1082 ; free virtual = 3896
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.551 ; gain = 303.480 ; free physical = 1079 ; free virtual = 3894
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1215.551 ; gain = 402.531 ; free physical = 1078 ; free virtual = 3894
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6863 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'comb_precise' is not ideal for floorplanning, since the cellview 'comb_precise' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 1312.562 ; gain = 428.227 ; free physical = 1113 ; free virtual = 3930
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.578 ; gain = 32.016 ; free physical = 1110 ; free virtual = 3937
report_utilization: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1344.578 ; gain = 0.000 ; free physical = 1108 ; free virtual = 3942
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 16:10:29 2024...
