
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000626                       # Number of seconds simulated
sim_ticks                                   626249500                       # Number of ticks simulated
final_tick                                  626249500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 324712                       # Simulator instruction rate (inst/s)
host_op_rate                                   332672                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              113490829                       # Simulator tick rate (ticks/s)
host_mem_usage                                 643744                       # Number of bytes of host memory used
host_seconds                                     5.52                       # Real time elapsed on the host
sim_insts                                     1791772                       # Number of instructions simulated
sim_ops                                       1835703                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           87872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          113984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             201856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        87872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        30912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          140314683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          182010525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             322325207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     140314683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140314683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        49360518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49360518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        49360518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         140314683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         182010525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            371685726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        483                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3155                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      483                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 167168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   34752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  201920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30912                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    543                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   355                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     626240500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3155                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  483                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.483660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.368307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.252993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          165     26.96%     26.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          196     32.03%     58.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97     15.85%     74.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      6.86%     81.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           36      5.88%     87.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      3.76%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      1.96%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.14%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           34      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          612                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.799994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.075714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2     33.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     28061750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                77036750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10743.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29493.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       266.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    322.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1992                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      94                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     172138.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3250800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1773750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13072800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 622080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             40684800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            102424725                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            284064000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              445892955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            715.507994                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    472019750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     130377750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1338120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   730125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6614400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             40684800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            100899405                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            285387750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              435654600                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.105527                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    474341000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     128125000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  271081                       # Number of BP lookups
system.cpu.branchPred.condPredicted            223188                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8261                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               222805                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  221724                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.514822                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   22758                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                101                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   36                       # Number of system calls
system.cpu.numCycles                          1252500                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              40284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1954917                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      271081                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             244482                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1112257                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16667                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  915                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           263                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1093                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    757110                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   641                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1163145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.724944                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.034167                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    96026      8.26%      8.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   537878     46.24%     54.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   119241     10.25%     64.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   410000     35.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1163145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.216432                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.560812                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    43693                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 61566                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1047956                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2030                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7900                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2470                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   453                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1939945                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 30999                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   7900                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    67595                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   42211                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12180                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1025822                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  7437                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1912054                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 11625                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  2096                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    339                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    159                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   5295                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2478870                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8096719                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2188791                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2376356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   102514                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                126                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            133                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      5306                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               139421                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27432                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3119                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              626                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1903161                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 168                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1880782                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4014                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           67626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       113652                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             32                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1163145                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616980                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.754697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              144493     12.42%     12.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              205375     17.66%     30.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              764888     65.76%     95.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               47925      4.12%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 464      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1163145                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  206992     72.40%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  69476     24.30%     96.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9425      3.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1715757     91.23%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  108      0.01%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               138548      7.37%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26362      1.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1880782                       # Type of FU issued
system.cpu.iq.rate                           1.501622                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      285893                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.152008                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5214573                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1970978                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1865024                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  43                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2166648                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      27                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3232                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4186                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2443                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          148                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7900                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4604                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   692                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1903337                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                139421                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                27432                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                118                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     45                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   626                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6285                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1653                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7938                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1866170                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                137597                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14612                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                       163532                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   248222                       # Number of branches executed
system.cpu.iew.exec_stores                      25935                       # Number of stores executed
system.cpu.iew.exec_rate                     1.489956                       # Inst execution rate
system.cpu.iew.wb_sent                        1865192                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1865040                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1333389                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2164352                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.489054                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.616068                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           46961                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7828                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1153883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.590892                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.282140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       241708     20.95%     20.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       368493     31.94%     52.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       270540     23.45%     76.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       218215     18.91%     95.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22457      1.95%     97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21638      1.88%     99.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3494      0.30%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6201      0.54%     99.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1137      0.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1153883                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1791772                       # Number of instructions committed
system.cpu.commit.committedOps                1835703                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         160224                       # Number of memory references committed
system.cpu.commit.loads                        135235                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     246627                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1633201                       # Number of committed integer instructions.
system.cpu.commit.function_calls                21875                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1675364     91.27%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             108      0.01%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135235      7.37%     98.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24989      1.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1835703                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1137                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3034955                       # The number of ROB reads
system.cpu.rob.rob_writes                     3774598                       # The number of ROB writes
system.cpu.timesIdled                            1346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           89355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1791772                       # Number of Instructions Simulated
system.cpu.committedOps                       1835703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.699029                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.699029                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.430556                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.430556                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1920243                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1405957                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   6007941                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1002700                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  163674                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    101                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              1765                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.979542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              155027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1781                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.044919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2422750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.979542                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            318873                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           318873                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       131489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          131489                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        23446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          23446                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        154935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       154935                       # number of overall hits
system.cpu.dcache.overall_hits::total          154935                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2345                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1164                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3509                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3509                       # number of overall misses
system.cpu.dcache.overall_misses::total          3509                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    118830750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    118830750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     38027999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38027999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       299500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       299500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    156858749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    156858749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    156858749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    156858749                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       133834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       133834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        24610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       158444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       158444                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158444                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.017522                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017522                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047298                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.192308                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.192308                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022147                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022147                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022147                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50674.093817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50674.093817                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 32670.102234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32670.102234                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        29950                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        29950                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44701.837846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44701.837846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44701.837846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44701.837846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2787                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              51                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    54.647059                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          483                       # number of writebacks
system.cpu.dcache.writebacks::total               483                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          876                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          876                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          852                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1728                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1728                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1728                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1728                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1469                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1469                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          312                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1781                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1781                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1781                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1781                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     74496500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     74496500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9338499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9338499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     83834999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     83834999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     83834999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     83834999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011241                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011241                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011241                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50712.389381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50712.389381                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29931.086538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29931.086538                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47071.869175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47071.869175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47071.869175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47071.869175                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               944                       # number of replacements
system.cpu.icache.tags.tagsinuse           384.538495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              755494                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1373                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            550.250546                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   384.538495                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.751052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.751052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1515579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1515579                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       755494                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          755494                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        755494                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           755494                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       755494                       # number of overall hits
system.cpu.icache.overall_hits::total          755494                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1609                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1609                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1609                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1609                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1609                       # number of overall misses
system.cpu.icache.overall_misses::total          1609                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90662474                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90662474                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90662474                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90662474                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90662474                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90662474                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       757103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       757103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       757103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       757103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       757103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       757103                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002125                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002125                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002125                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002125                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002125                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002125                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56347.093847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56347.093847                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56347.093847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56347.093847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56347.093847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56347.093847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        21795                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               282                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.287234                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          235                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          235                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          235                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          235                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          235                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          235                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1374                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1374                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1374                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1374                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1374                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77109979                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77109979                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77109979                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77109979                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77109979                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77109979                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001815                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001815                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001815                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001815                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001815                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001815                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56120.799854                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56120.799854                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56120.799854                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56120.799854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56120.799854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56120.799854                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2843                       # Transaction distribution
system.membus.trans_dist::ReadResp               2842                       # Transaction distribution
system.membus.trans_dist::Writeback               483                       # Transaction distribution
system.membus.trans_dist::ReadExReq               312                       # Transaction distribution
system.membus.trans_dist::ReadExResp              312                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        87872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       144896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  232768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              3638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    3638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3638                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6319500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7316500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9338500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
