# Verilog Codes
This Repo contains the Verilog Designs which are done during my course work. 
## Sem_1 Files
VLSI Design Course had some lab sessions. 
