INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sources_1/new/FifoTesting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.srcs/sim_1/new/FifoTesting_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Final_FifoBuffers/Fifo_Buffers.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
