// Seed: 3681940671
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output wand  id_2
);
  wire id_4;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1
    , id_15,
    output wire id_2,
    input supply0 id_3,
    output wand id_4,
    input uwire id_5,
    input tri0 id_6,
    output wand id_7,
    output supply0 id_8,
    output supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri id_13
);
  wor [-1  == $realtime : 1] id_16, id_17;
  assign id_16 = 1'b0;
  logic id_18;
  assign id_9 = id_6;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_4
  );
  initial begin : LABEL_0
    id_15 = -1'b0;
  end
endmodule
