
*** Running vivado
    with args -log matrix_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrix_design_wrapper.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source matrix_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mihir/PRLab/Sources/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/xilinx/Vivado/2016.3/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.148 ; gain = 42.508 ; free physical = 79 ; free virtual = 1348
Command: synth_design -top matrix_design_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20582 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1229.734 ; gain = 228.809 ; free physical = 71 ; free virtual = 1266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matrix_design_wrapper' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'matrix_design' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:881]
INFO: [Synth 8-638] synthesizing module 'matrix_design_axi_bram_ctrl_0_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_axi_bram_ctrl_0_0/synth/matrix_design_axi_bram_ctrl_0_0.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_axi_bram_ctrl_0_0/synth/matrix_design_axi_bram_ctrl_0_0.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21912]
INFO: [Synth 8-3919] null assignment ignored [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22089]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16976]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3951]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (3#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (4#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-3491] module 'XORCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (5#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-3491] module 'FDRE' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (6#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (7#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (8#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d95a/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_axi_bram_ctrl_0_0' (14#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_axi_bram_ctrl_0_0/synth/matrix_design_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'matrix_design_axi_timer_0_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_axi_timer_0_0/synth/matrix_design_axi_timer_0_0.vhd:87]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at '/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_axi_timer_0_0/synth/matrix_design_axi_timer_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (15#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (16#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (17#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (18#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1070]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (19#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (20#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1904]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (21#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (22#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (22#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (22#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (22#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (22#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (22#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (22#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (22#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (23#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (24#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (25#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (26#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_axi_timer_0_0' (27#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_axi_timer_0_0/synth/matrix_design_axi_timer_0_0.vhd:87]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'matrix_design_axi_timer_0_0' requires 26 connections, but only 22 given [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:1114]
INFO: [Synth 8-638] synthesizing module 'matrix_design_blk_mem_gen_0_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_blk_mem_gen_0_0/synth/matrix_design_blk_mem_gen_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.3746 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at '/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_blk_mem_gen_0_0/synth/matrix_design_blk_mem_gen_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_blk_mem_gen_0_0' (36#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_blk_mem_gen_0_0/synth/matrix_design_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'matrix_design_matrix_0_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_matrix_0_0/synth/matrix_design_matrix_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'matrix_v1_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/162c/hdl/matrix_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'matrix_v1_0_S00_AXI' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/162c/hdl/matrix_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/162c/hdl/matrix_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/162c/hdl/matrix_v1_0_S00_AXI.v:364]
INFO: [Synth 8-638] synthesizing module 'matrix' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/162c/src/matrix.v:2]
INFO: [Synth 8-256] done synthesizing module 'matrix' (37#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/162c/src/matrix.v:2]
INFO: [Synth 8-256] done synthesizing module 'matrix_v1_0_S00_AXI' (38#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/162c/hdl/matrix_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'matrix_v1_0' (39#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/162c/hdl/matrix_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_matrix_0_0' (40#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_matrix_0_0/synth/matrix_design_matrix_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'matrix_design_processing_system7_0_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/synth/matrix_design_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (41#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (42#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (43#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (44#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/synth/matrix_design_processing_system7_0_0.v:321]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_processing_system7_0_0' (45#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/synth/matrix_design_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'matrix_design_processing_system7_0_0' requires 68 connections, but only 63 given [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:1169]
INFO: [Synth 8-638] synthesizing module 'matrix_design_ps7_0_axi_periph_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:1363]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_U73E5F' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:12]
INFO: [Synth 8-638] synthesizing module 'matrix_design_auto_pc_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_auto_pc_0/synth/matrix_design_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' (46#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' (47#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' (48#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' (49#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' (50#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' (51#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' (51#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' (52#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' (53#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' (54#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' (54#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' (54#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' (55#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (56#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (57#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (57#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (57#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (57#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (58#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (59#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (59#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' (59#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' (59#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' (59#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' (59#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' (59#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (59#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' (59#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s' (60#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' (61#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_auto_pc_0' (62#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_auto_pc_0/synth/matrix_design_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_U73E5F' (63#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1WPQ4S7' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:322]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1WPQ4S7' (64#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:322]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_ZV6XL6' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:580]
INFO: [Synth 8-638] synthesizing module 'matrix_design_auto_pc_1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_auto_pc_1/synth/matrix_design_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_auto_pc_1' (65#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_auto_pc_1/synth/matrix_design_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'matrix_design_auto_pc_1' requires 60 connections, but only 58 given [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:819]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_ZV6XL6' (66#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:580]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_VXFQJG' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:2356]
INFO: [Synth 8-638] synthesizing module 'matrix_design_auto_pc_2' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_auto_pc_2/synth/matrix_design_auto_pc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter__parameterized0' (66#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_auto_pc_2' (67#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_auto_pc_2/synth/matrix_design_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'matrix_design_auto_pc_2' requires 79 connections, but only 77 given [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:2671]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_VXFQJG' (68#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:2356]
INFO: [Synth 8-638] synthesizing module 'matrix_design_xbar_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_xbar_0/synth/matrix_design_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000000110100000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_crossbar' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100001010000000111111111111111100000000000000000000000000000000010000000000000000011111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_si_transactor' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100001010000000111111111111111100000000000000000000000000000000010000000000000000011111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100001010000000111111111111111100000000000000000000000000000000010000000000000000011111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (69#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (70#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (70#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000101000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (70#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' (71#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (72#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl' (73#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo' (74#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_arbiter_resp' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 4 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_arbiter_resp' (75#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (76#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_si_transactor' (77#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_si_transactor__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100001010000000111111111111111100000000000000000000000000000000010000000000000000011111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (77#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_si_transactor__parameterized0' (77#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_splitter' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_splitter' (78#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_wdata_router' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axic_reg_srl_fifo' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized0' (78#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized1' (78#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized2' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized2' (78#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axic_reg_srl_fifo' (79#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_wdata_router' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized3' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized3' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized4' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized4' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized5' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized5' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized6' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized6' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized7' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized7' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized8' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized8' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized9' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized9' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized10' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized10' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized0' (80#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_wdata_mux' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_wdata_mux' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized8' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized8' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized9' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized9' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized10' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized10' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized11' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized11' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized12' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized12' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized1' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized11' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized11' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized12' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized12' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized13' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized13' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized14' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized14' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized15' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized15' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized16' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized16' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized17' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized17' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized18' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized18' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized1' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized2' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized13' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized13' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized14' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized14' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized15' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized15' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized16' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized16' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized17' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized17' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized2' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized2' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized19' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized19' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized20' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized20' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized21' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized21' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized22' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized22' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized23' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized23' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized24' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized24' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized25' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized25' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized26' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized26' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized2' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized3' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized18' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized18' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized19' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized19' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized20' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized20' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized21' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized21' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized22' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized22' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized3' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized3' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized27' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized27' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized28' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized28' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized29' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized29' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized30' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized30' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized31' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized31' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized32' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized32' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized33' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized33' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized34' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_ndeep_srl__parameterized34' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized3' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_wdata_mux__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_wdata_mux__parameterized0' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized4' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized23' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized23' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized24' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized24' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized25' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized25' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized26' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized26' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized27' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized27' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized4' (81#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' (82#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter' (83#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_crossbar' (84#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' (85#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_xbar_0' (86#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_xbar_0/synth/matrix_design_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_ps7_0_axi_periph_0' (87#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:1363]
INFO: [Synth 8-638] synthesizing module 'matrix_design_rst_ps7_0_100M_0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_rst_ps7_0_100M_0/synth/matrix_design_rst_ps7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_rst_ps7_0_100M_0/synth/matrix_design_rst_ps7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (88#1) [/eda/xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (88#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (88#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (89#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (90#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (91#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (92#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_rst_ps7_0_100M_0' (93#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_rst_ps7_0_100M_0/synth/matrix_design_rst_ps7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'matrix_design_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:1353]
INFO: [Synth 8-256] done synthesizing module 'matrix_design' (94#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design.v:881]
INFO: [Synth 8-256] done synthesizing module 'matrix_design_wrapper' (95#1) [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/hdl/matrix_design_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized4 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized4 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized26 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized26 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized24 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized24 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized23 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized23 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized4 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized3 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized3 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized21 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized21 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized19 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized19 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized18 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized18 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized3 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized2 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized16 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized16 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized14 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized14 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized13 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized13 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized2 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized11 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized11 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized9 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized9 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_10_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1462.988 ; gain = 462.062 ; free physical = 67 ; free virtual = 1049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 1462.988 ; gain = 462.062 ; free physical = 65 ; free virtual = 1049
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'matrix' instantiated as 'matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/matrix0' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/162c/hdl/matrix_v1_0_S00_AXI.v:395]
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/matrix_design_processing_system7_0_0.xdc] for cell 'matrix_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/matrix_design_processing_system7_0_0.xdc] for cell 'matrix_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_processing_system7_0_0/matrix_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/matrix_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/matrix_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_rst_ps7_0_100M_0/matrix_design_rst_ps7_0_100M_0_board.xdc] for cell 'matrix_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_rst_ps7_0_100M_0/matrix_design_rst_ps7_0_100M_0_board.xdc] for cell 'matrix_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_rst_ps7_0_100M_0/matrix_design_rst_ps7_0_100M_0.xdc] for cell 'matrix_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_rst_ps7_0_100M_0/matrix_design_rst_ps7_0_100M_0.xdc] for cell 'matrix_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_axi_timer_0_0/matrix_design_axi_timer_0_0.xdc] for cell 'matrix_design_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ip/matrix_design_axi_timer_0_0/matrix_design_axi_timer_0_0.xdc] for cell 'matrix_design_i/axi_timer_0/U0'
Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mihir/PRLab/Matrix/Matrix.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mihir/PRLab/Matrix/Matrix.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/matrix_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/matrix_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  FDR => FDRE: 31 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1678.211 ; gain = 0.004 ; free physical = 74 ; free virtual = 971
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 1678.215 ; gain = 677.289 ; free physical = 85 ; free virtual = 971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 1678.215 ; gain = 677.289 ; free physical = 64 ; free virtual = 971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for matrix_design_i/processing_system7_0/inst. (constraint file  /home/mihir/PRLab/Matrix/Matrix.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for matrix_design_i/rst_ps7_0_100M/U0. (constraint file  /home/mihir/PRLab/Matrix/Matrix.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for matrix_design_i/axi_timer_0/U0. (constraint file  /home/mihir/PRLab/Matrix/Matrix.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for matrix_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/matrix_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for matrix_design_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:42 . Memory (MB): peak = 1678.215 ; gain = 677.289 ; free physical = 83 ; free virtual = 970
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/eace/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/10b8/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_9_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_9_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:35 ; elapsed = 00:02:48 . Memory (MB): peak = 1678.215 ; gain = 677.289 ; free physical = 70 ; free virtual = 960
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 48    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 8     
	               47 Bit    Registers := 12    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               14 Bit    Registers := 8     
	               12 Bit    Registers := 35    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 40    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 258   
+---Muxes : 
	   2 Input     73 Bit        Muxes := 8     
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     47 Bit        Muxes := 12    
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 30    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 11    
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 11    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 46    
	   3 Input      4 Bit        Muxes := 16    
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 67    
	  10 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 188   
	   4 Input      1 Bit        Muxes := 33    
	  10 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 10    
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module matrix_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_10_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_10_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_10_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_10_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_11_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_11_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_11_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_11_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_crossbar_v2_1_11_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_9_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_11_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_11_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_9_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_9_axic_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_10_axic_register_slice__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_crossbar_v2_1_11_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/mihir/PRLab/Matrix/Matrix.srcs/sources_1/bd/matrix_design/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0]' (FDRE) to 'matrix_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0]' (FDRE) to 'matrix_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]) is unused and will be removed from module matrix_design_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg) is unused and will be removed from module matrix_design_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]) is unused and will be removed from module matrix_design_axi_bram_ctrl_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3886] merging instance 'matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/matrix_0/\inst/matrix_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'matrix_design_i/matrix_0/inst/matrix_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/matrix_0/\inst/matrix_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/matrix_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module matrix_design_matrix_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module matrix_design_matrix_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrix_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module matrix_design_matrix_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module matrix_design_matrix_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrix_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module matrix_design_matrix_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrix_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module matrix_design_matrix_0_0.
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[72]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[71]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[70]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[69]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[68]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[67]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[66]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[52]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[72]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[71]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[70]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[69]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[68]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[67]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[66]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[52]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[52]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module matrix_design_auto_pc_0.
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[72]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[71]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[70]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[69]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[68]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[67]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[66]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[52]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[72]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[71]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[70]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[69]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[68]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[67]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[66]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[52]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[52]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module matrix_design_auto_pc_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/aresetn_d_reg[0]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[35]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[32]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[33]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[33]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[43]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[40]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[41]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[59]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[56]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[57]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[51]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[48]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[49]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[49]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[3]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[0]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[1]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[11]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[8]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[9]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[19]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[16]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[27]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[24]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[25]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/aresetn_d_reg[1]' (FDR) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[35]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[32]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[33]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[33]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[43]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[40]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[41]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[59]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[56]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[57]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[51]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[48]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[49]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[49]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[3]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[0]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[1]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[11]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[8]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[9]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[19]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[16]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[27]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[24]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[25]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[56]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[60]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[60]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[74]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[61]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[62]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[62]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[56]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[60]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[60]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[74]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[61]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]' (FDRE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i_reg[0]' (FDE) to 'matrix_design_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (matrix_design_i/ps7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'matrix_design_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'matrix_design_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'matrix_design_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'matrix_design_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:03:10 . Memory (MB): peak = 1678.223 ; gain = 677.297 ; free physical = 69 ; free virtual = 924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:10 ; elapsed = 00:03:24 . Memory (MB): peak = 1816.207 ; gain = 815.281 ; free physical = 64 ; free virtual = 744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:31 . Memory (MB): peak = 1876.887 ; gain = 875.961 ; free physical = 63 ; free virtual = 682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:22 ; elapsed = 00:03:38 . Memory (MB): peak = 1898.082 ; gain = 897.156 ; free physical = 78 ; free virtual = 662
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:24 ; elapsed = 00:03:41 . Memory (MB): peak = 1898.086 ; gain = 897.160 ; free physical = 70 ; free virtual = 662
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:24 ; elapsed = 00:03:41 . Memory (MB): peak = 1898.086 ; gain = 897.160 ; free physical = 73 ; free virtual = 662
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:26 ; elapsed = 00:03:42 . Memory (MB): peak = 1898.086 ; gain = 897.160 ; free physical = 73 ; free virtual = 662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:26 ; elapsed = 00:03:42 . Memory (MB): peak = 1898.086 ; gain = 897.160 ; free physical = 66 ; free virtual = 662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:26 ; elapsed = 00:03:43 . Memory (MB): peak = 1898.086 ; gain = 897.160 ; free physical = 75 ; free virtual = 662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:26 ; elapsed = 00:03:43 . Memory (MB): peak = 1898.086 ; gain = 897.160 ; free physical = 75 ; free virtual = 662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |matrix        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |matrix   |     1|
|2     |BIBUF    |   130|
|3     |BUFG     |     1|
|4     |CARRY4   |    84|
|5     |LUT1     |   263|
|6     |LUT2     |   166|
|7     |LUT3     |   839|
|8     |LUT4     |   352|
|9     |LUT5     |   338|
|10    |LUT6     |   710|
|11    |MUXCY    |    64|
|12    |MUXCY_L  |     3|
|13    |PS7      |     1|
|14    |RAMB36E1 |     2|
|15    |SRL16    |     1|
|16    |SRL16E   |    56|
|17    |SRLC32E  |    97|
|18    |XORCY    |     4|
|19    |FDR      |    21|
|20    |FDRE     |  2686|
|21    |FDSE     |   114|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                                                      |Module                                                            |Cells |
+------+------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                                           |                                                                  |  5964|
|2     |  matrix_design_i                                                             |matrix_design                                                     |  5964|
|3     |    axi_bram_ctrl_0                                                           |matrix_design_axi_bram_ctrl_0_0                                   |   534|
|4     |      U0                                                                      |axi_bram_ctrl                                                     |   534|
|5     |        \gext_inst.abcv4_0_ext_inst                                           |axi_bram_ctrl_top                                                 |   534|
|6     |          \GEN_AXI4.I_FULL_AXI                                                |full_axi                                                          |   534|
|7     |            \GEN_ARB.I_SNG_PORT                                               |sng_port_arb                                                      |    30|
|8     |            I_RD_CHNL                                                         |rd_chnl                                                           |   313|
|9     |              I_WRAP_BRST                                                     |wrap_brst_34                                                      |    49|
|10    |            I_WR_CHNL                                                         |wr_chnl                                                           |   172|
|11    |              BID_FIFO                                                        |SRL_FIFO                                                          |    52|
|12    |              I_WRAP_BRST                                                     |wrap_brst                                                         |    31|
|13    |    axi_timer_0                                                               |matrix_design_axi_timer_0_0                                       |   671|
|14    |      U0                                                                      |axi_timer                                                         |   671|
|15    |        AXI4_LITE_I                                                           |axi_lite_ipif                                                     |   196|
|16    |          I_SLAVE_ATTACHMENT                                                  |slave_attachment                                                  |   196|
|17    |            I_DECODER                                                         |address_decoder                                                   |   127|
|18    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f                                                         |     1|
|19    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1                                         |     1|
|20    |              \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized3                                         |     1|
|21    |              \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized4                                         |     1|
|22    |              \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized5                                         |     1|
|23    |              \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized6                                         |     1|
|24    |        TC_CORE_I                                                             |tc_core                                                           |   475|
|25    |          COUNTER_0_I                                                         |count_module                                                      |   139|
|26    |            COUNTER_I                                                         |counter_f_33                                                      |   107|
|27    |          \GEN_SECOND_TIMER.COUNTER_1_I                                       |count_module_30                                                   |   172|
|28    |            COUNTER_I                                                         |counter_f                                                         |   140|
|29    |          READ_MUX_I                                                          |mux_onehot_f                                                      |    64|
|30    |          TIMER_CONTROL_I                                                     |timer_control                                                     |    99|
|31    |            INPUT_DOUBLE_REGS                                                 |cdc_sync                                                          |     5|
|32    |            INPUT_DOUBLE_REGS2                                                |cdc_sync_31                                                       |     5|
|33    |            INPUT_DOUBLE_REGS3                                                |cdc_sync_32                                                       |    12|
|34    |    blk_mem_gen_0                                                             |matrix_design_blk_mem_gen_0_0                                     |     2|
|35    |      U0                                                                      |blk_mem_gen_v8_3_4                                                |     2|
|36    |        inst_blk_mem_gen                                                      |blk_mem_gen_v8_3_4_synth                                          |     2|
|37    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen              |blk_mem_gen_top                                                   |     2|
|38    |            \valid.cstr                                                       |blk_mem_gen_generic_cstr                                          |     2|
|39    |              \ramloop[0].ram.r                                               |blk_mem_gen_prim_width                                            |     1|
|40    |                \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper                                          |     1|
|41    |              \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0                            |     1|
|42    |                \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0                          |     1|
|43    |    matrix_0                                                                  |matrix_design_matrix_0_0                                          |   225|
|44    |      inst                                                                    |matrix_v1_0                                                       |   225|
|45    |        matrix_v1_0_S00_AXI_inst                                              |matrix_v1_0_S00_AXI                                               |   225|
|46    |    processing_system7_0                                                      |matrix_design_processing_system7_0_0                              |   244|
|47    |      inst                                                                    |processing_system7_v5_5_processing_system7                        |   244|
|48    |    ps7_0_axi_periph                                                          |matrix_design_ps7_0_axi_periph_0                                  |  4222|
|49    |      xbar                                                                    |matrix_design_xbar_0                                              |  1770|
|50    |        inst                                                                  |axi_crossbar_v2_1_11_axi_crossbar                                 |  1770|
|51    |          \gen_samd.crossbar_samd                                             |axi_crossbar_v2_1_11_crossbar                                     |  1757|
|52    |            addr_arbiter_ar                                                   |axi_crossbar_v2_1_11_addr_arbiter                                 |   102|
|53    |            addr_arbiter_aw                                                   |axi_crossbar_v2_1_11_addr_arbiter_27                              |   117|
|54    |            \gen_decerr_slave.decerr_slave_inst                               |axi_crossbar_v2_1_11_decerr_slave                                 |    59|
|55    |            \gen_master_slots[0].reg_slice_mi                                 |axi_register_slice_v2_1_10_axi_register_slice__parameterized1     |   172|
|56    |              b_pipe                                                          |axi_register_slice_v2_1_10_axic_register_slice__parameterized10   |    20|
|57    |              r_pipe                                                          |axi_register_slice_v2_1_10_axic_register_slice__parameterized12   |   152|
|58    |            \gen_master_slots[1].reg_slice_mi                                 |axi_register_slice_v2_1_10_axi_register_slice__parameterized2     |   175|
|59    |              b_pipe                                                          |axi_register_slice_v2_1_10_axic_register_slice__parameterized15   |    22|
|60    |              r_pipe                                                          |axi_register_slice_v2_1_10_axic_register_slice__parameterized17   |   153|
|61    |            \gen_master_slots[2].reg_slice_mi                                 |axi_register_slice_v2_1_10_axi_register_slice__parameterized3     |   177|
|62    |              b_pipe                                                          |axi_register_slice_v2_1_10_axic_register_slice__parameterized20   |    21|
|63    |              r_pipe                                                          |axi_register_slice_v2_1_10_axic_register_slice__parameterized22   |   156|
|64    |            \gen_master_slots[3].reg_slice_mi                                 |axi_register_slice_v2_1_10_axi_register_slice__parameterized4     |    63|
|65    |              b_pipe                                                          |axi_register_slice_v2_1_10_axic_register_slice__parameterized25   |    18|
|66    |              r_pipe                                                          |axi_register_slice_v2_1_10_axic_register_slice__parameterized27   |    45|
|67    |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                  |axi_crossbar_v2_1_11_si_transactor                                |   418|
|68    |              \gen_multi_thread.arbiter_resp_inst                             |axi_crossbar_v2_1_11_arbiter_resp_29                              |   146|
|69    |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                 |axi_crossbar_v2_1_11_si_transactor__parameterized0                |   388|
|70    |              \gen_multi_thread.arbiter_resp_inst                             |axi_crossbar_v2_1_11_arbiter_resp                                 |   116|
|71    |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                   |axi_crossbar_v2_1_11_splitter                                     |     6|
|72    |            \gen_slave_slots[0].gen_si_write.wdata_router_w                   |axi_crossbar_v2_1_11_wdata_router                                 |    43|
|73    |              wrouter_aw_fifo                                                 |axi_data_fifo_v2_1_9_axic_reg_srl_fifo                            |    43|
|74    |                \gen_srls[0].gen_rep[0].srl_nx1                               |axi_data_fifo_v2_1_9_ndeep_srl__parameterized0                    |     1|
|75    |                \gen_srls[0].gen_rep[1].srl_nx1                               |axi_data_fifo_v2_1_9_ndeep_srl__parameterized1                    |     1|
|76    |                \gen_srls[0].gen_rep[2].srl_nx1                               |axi_data_fifo_v2_1_9_ndeep_srl__parameterized2                    |     6|
|77    |            splitter_aw_mi                                                    |axi_crossbar_v2_1_11_splitter_28                                  |     4|
|78    |      m00_couplers                                                            |m00_couplers_imp_U73E5F                                           |  1226|
|79    |        auto_pc                                                               |matrix_design_auto_pc_0                                           |  1226|
|80    |          inst                                                                |axi_protocol_converter_v2_1_10_axi_protocol_converter_4           |  1226|
|81    |            \gen_axilite.gen_b2s_conv.axilite_b2s                             |axi_protocol_converter_v2_1_10_b2s_5                              |  1226|
|82    |              \RD.ar_channel_0                                                |axi_protocol_converter_v2_1_10_b2s_ar_channel_6                   |   182|
|83    |                ar_cmd_fsm_0                                                  |axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm_23                  |    26|
|84    |                cmd_translator_0                                              |axi_protocol_converter_v2_1_10_b2s_cmd_translator_24              |   144|
|85    |                  incr_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_incr_cmd_25                    |    50|
|86    |                  wrap_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_wrap_cmd_26                    |    89|
|87    |              \RD.r_channel_0                                                 |axi_protocol_converter_v2_1_10_b2s_r_channel_7                    |   126|
|88    |                rd_data_fifo_0                                                |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1_21 |    74|
|89    |                transaction_fifo_0                                            |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2_22 |    38|
|90    |              SI_REG                                                          |axi_register_slice_v2_1_10_axi_register_slice_8                   |   654|
|91    |                ar_pipe                                                       |axi_register_slice_v2_1_10_axic_register_slice_17                 |   230|
|92    |                aw_pipe                                                       |axi_register_slice_v2_1_10_axic_register_slice_18                 |   230|
|93    |                b_pipe                                                        |axi_register_slice_v2_1_10_axic_register_slice__parameterized1_19 |    48|
|94    |                r_pipe                                                        |axi_register_slice_v2_1_10_axic_register_slice__parameterized2_20 |   146|
|95    |              \WR.aw_channel_0                                                |axi_protocol_converter_v2_1_10_b2s_aw_channel_9                   |   190|
|96    |                aw_cmd_fsm_0                                                  |axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm_13                  |    29|
|97    |                cmd_translator_0                                              |axi_protocol_converter_v2_1_10_b2s_cmd_translator_14              |   141|
|98    |                  incr_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_incr_cmd_15                    |    48|
|99    |                  wrap_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_wrap_cmd_16                    |    89|
|100   |              \WR.b_channel_0                                                 |axi_protocol_converter_v2_1_10_b2s_b_channel_10                   |    72|
|101   |                bid_fifo_0                                                    |axi_protocol_converter_v2_1_10_b2s_simple_fifo_11                 |    39|
|102   |                bresp_fifo_0                                                  |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0_12 |     9|
|103   |      m02_couplers                                                            |m02_couplers_imp_ZV6XL6                                           |  1226|
|104   |        auto_pc                                                               |matrix_design_auto_pc_1                                           |  1226|
|105   |          inst                                                                |axi_protocol_converter_v2_1_10_axi_protocol_converter             |  1226|
|106   |            \gen_axilite.gen_b2s_conv.axilite_b2s                             |axi_protocol_converter_v2_1_10_b2s                                |  1226|
|107   |              \RD.ar_channel_0                                                |axi_protocol_converter_v2_1_10_b2s_ar_channel                     |   182|
|108   |                ar_cmd_fsm_0                                                  |axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm                     |    26|
|109   |                cmd_translator_0                                              |axi_protocol_converter_v2_1_10_b2s_cmd_translator_1               |   144|
|110   |                  incr_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_incr_cmd_2                     |    50|
|111   |                  wrap_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_wrap_cmd_3                     |    89|
|112   |              \RD.r_channel_0                                                 |axi_protocol_converter_v2_1_10_b2s_r_channel                      |   126|
|113   |                rd_data_fifo_0                                                |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1    |    74|
|114   |                transaction_fifo_0                                            |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2    |    38|
|115   |              SI_REG                                                          |axi_register_slice_v2_1_10_axi_register_slice                     |   654|
|116   |                ar_pipe                                                       |axi_register_slice_v2_1_10_axic_register_slice                    |   230|
|117   |                aw_pipe                                                       |axi_register_slice_v2_1_10_axic_register_slice_0                  |   230|
|118   |                b_pipe                                                        |axi_register_slice_v2_1_10_axic_register_slice__parameterized1    |    48|
|119   |                r_pipe                                                        |axi_register_slice_v2_1_10_axic_register_slice__parameterized2    |   146|
|120   |              \WR.aw_channel_0                                                |axi_protocol_converter_v2_1_10_b2s_aw_channel                     |   190|
|121   |                aw_cmd_fsm_0                                                  |axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm                     |    29|
|122   |                cmd_translator_0                                              |axi_protocol_converter_v2_1_10_b2s_cmd_translator                 |   141|
|123   |                  incr_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_incr_cmd                       |    48|
|124   |                  wrap_cmd_0                                                  |axi_protocol_converter_v2_1_10_b2s_wrap_cmd                       |    89|
|125   |              \WR.b_channel_0                                                 |axi_protocol_converter_v2_1_10_b2s_b_channel                      |    72|
|126   |                bid_fifo_0                                                    |axi_protocol_converter_v2_1_10_b2s_simple_fifo                    |    39|
|127   |                bresp_fifo_0                                                  |axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0    |     9|
|128   |      s00_couplers                                                            |s00_couplers_imp_VXFQJG                                           |     0|
|129   |        auto_pc                                                               |matrix_design_auto_pc_2                                           |     0|
|130   |    rst_ps7_0_100M                                                            |matrix_design_rst_ps7_0_100M_0                                    |    66|
|131   |      U0                                                                      |proc_sys_reset                                                    |    66|
|132   |        EXT_LPF                                                               |lpf                                                               |    23|
|133   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                          |cdc_sync__parameterized1                                          |     6|
|134   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                          |cdc_sync__parameterized0                                          |     6|
|135   |        SEQ                                                                   |sequence_psr                                                      |    38|
|136   |          SEQ_COUNTER                                                         |upcnt_n                                                           |    13|
+------+------------------------------------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:26 ; elapsed = 00:03:43 . Memory (MB): peak = 1898.086 ; gain = 897.160 ; free physical = 72 ; free virtual = 662
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 527 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:02 ; elapsed = 00:03:10 . Memory (MB): peak = 1898.086 ; gain = 533.129 ; free physical = 77 ; free virtual = 661
Synthesis Optimization Complete : Time (s): cpu = 00:03:26 ; elapsed = 00:03:43 . Memory (MB): peak = 1898.090 ; gain = 897.164 ; free physical = 65 ; free virtual = 662
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 33 instances
  FDR => FDRE: 21 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
897 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:23 ; elapsed = 00:03:38 . Memory (MB): peak = 1898.090 ; gain = 764.941 ; free physical = 74 ; free virtual = 674
INFO: [Common 17-1381] The checkpoint '/home/mihir/PRLab/Matrix/Matrix.runs/synth_1/matrix_design_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1922.102 ; gain = 0.000 ; free physical = 70 ; free virtual = 675
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 21:14:18 2017...
