/// Auto-generated register definitions for OTG_HS_PWRCLK
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::otg_hs_pwrclk {

// ============================================================================
// OTG_HS_PWRCLK - USB on the go high speed
// Base Address: 0x40040E00
// ============================================================================

/// OTG_HS_PWRCLK Register Structure
struct OTG_HS_PWRCLK_Registers {

    /// Power and clock gating control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_PCGCR;
};

static_assert(sizeof(OTG_HS_PWRCLK_Registers) >= 4, "OTG_HS_PWRCLK_Registers size mismatch");

/// OTG_HS_PWRCLK peripheral instance
inline OTG_HS_PWRCLK_Registers* OTG_HS_PWRCLK() {
    return reinterpret_cast<OTG_HS_PWRCLK_Registers*>(0x40040E00);
}

}  // namespace alloy::hal::st::stm32f7::otg_hs_pwrclk
