; Top Design: "tp7_lib:S_param_rf237:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="tp7_lib:S_param_rf237:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
; Library Name: ads_simulation
; Cell Name: SP_BJT
; View Name: schematic
define SP_BJT ( N__3  N__7 ) 
parameters  IBB_start=25 uA  IBB_stop=100 uA  IBB_points=4  VCE_start=0  VCE_stop=5.0  VCE_points=41  AnalysisFreq=1 GHz  Port1Z=50  Port2Z=50 
S_Param:SP1 CalcS=yes GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz Freq=AnalysisFreq DevOpPtLevel=0 \
OutputPlan="SP1_Output" 

OutputPlan:SP1_Output \
      Type="Output" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2

#load "python","LinearCollapse"
Component Module="LinearCollapse" Type="ModelExtractor" NetworkRepresentation=2
Short:DC_Block2  N__0 N__1 Mode=1 
Short:DC_Block1  N__2 N__3 Mode=1 
Short:DC_Feed1  N__3 N__6 Mode=-1 
R:R2  N__7 0 R=VeryLarge Noise=yes 
R:R1  N__3 0 R=VeryLarge Noise=yes 
Short:DC_Feed2  N__0 N__5 Mode=-1 

VeryLarge=1e12
I_Source:SRC1  0 N__6 Type="I_DC" Idc=IBB 
V_Source:SRC2  N__5 0 Type="V_DC" Vdc=VCE SaveCurrent=1 
DC:DC1 StatusLevel=2 DevOpPtLevel=0 UseFiniteDiff=no PrintOpPoint=no Restart=1 \
OutputPlan="DC1_Output" 

OutputPlan:DC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

ParamSweep:Sweep1 SimInstanceName[1]="Sweep2" StatusLevel=2 SweepVar="IBB" SweepPlan="Sweep1_stim" 

SweepPlan: Sweep1_stim Start=IBB_start Stop=IBB_stop Lin=IBB_points 

ParamSweep:Sweep2 SimInstanceName[1]="SP1" SimInstanceName[2]="DC1" StatusLevel=2 SweepVar="VCE" SweepPlan="Sweep2_stim" 

SweepPlan: Sweep2_stim Start=VCE_start Stop=VCE_stop Lin=VCE_points 

Port:Term1  N__2 0 Num=1 Z=Port1Z Noise=yes 
Port:Term2  N__1 0 Num=2 Z=Port2Z Noise=yes 

IBB=1.0 uA
VCE=3 V
R:R3  N__6 0 R=VeryLarge Noise=yes 
Short:IC  N__0 N__7 Mode=0 SaveCurrent=yes 

Options:Options1 Tnom=25 ForceS_Params=yes V_RelTol=1e-6 I_RelTol=1e-6 GiveAllWarnings=yes  \
MaxWarnings=10 ForceM_Params=yes DC_ReadInitialGuess=no DC_WriteFinalSolution=no TopologyCheckMessages=no  \
GPU=no doDeltaAC=no ReduceSPort=no ReduceSPortRatio=0.5 WarnSOA=yes  \
MaxWarnSOA=5 Census=no MinNodalR=1e-2 Ohm LargeCapThreshold=1e-3 F EnableAssertChecks=no EnableSpareRemoval=yes 

end SP_BJT

#uselib "RfTransistorLibrary" , "pb_mot_MRF237_19931202"
pb_mot_MRF237_19931202:Q1  colector base 0 
SP_BJT:SP_BJT1  base colector IBB_start=1 mA IBB_stop=1 mA IBB_points=1 VCE_start=10 VCE_stop=10 VCE_points=1 AnalysisFreq=0.1 GHz Port1Z=50 Port2Z=50 
