<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › cacheops.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cacheops.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Cache operations for the cache instruction.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 1996, 97, 99, 2002, 03 Ralf Baechle</span>
<span class="cm"> * (C) Copyright 1999 Silicon Graphics, Inc.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef	__ASM_CACHEOPS_H</span>
<span class="cp">#define	__ASM_CACHEOPS_H</span>

<span class="cm">/*</span>
<span class="cm"> * Cache Operations available on all MIPS processors with R4000-style caches</span>
<span class="cm"> */</span>
<span class="cp">#define Index_Invalidate_I      0x00</span>
<span class="cp">#define Index_Writeback_Inv_D   0x01</span>
<span class="cp">#define Index_Load_Tag_I	0x04</span>
<span class="cp">#define Index_Load_Tag_D	0x05</span>
<span class="cp">#define Index_Store_Tag_I	0x08</span>
<span class="cp">#define Index_Store_Tag_D	0x09</span>
<span class="cp">#if defined(CONFIG_CPU_LOONGSON2)</span>
<span class="cp">#define Hit_Invalidate_I    	0x00</span>
<span class="cp">#else</span>
<span class="cp">#define Hit_Invalidate_I	0x10</span>
<span class="cp">#endif</span>
<span class="cp">#define Hit_Invalidate_D	0x11</span>
<span class="cp">#define Hit_Writeback_Inv_D	0x15</span>

<span class="cm">/*</span>
<span class="cm"> * R4000-specific cacheops</span>
<span class="cm"> */</span>
<span class="cp">#define Create_Dirty_Excl_D	0x0d</span>
<span class="cp">#define Fill			0x14</span>
<span class="cp">#define Hit_Writeback_I		0x18</span>
<span class="cp">#define Hit_Writeback_D		0x19</span>

<span class="cm">/*</span>
<span class="cm"> * R4000SC and R4400SC-specific cacheops</span>
<span class="cm"> */</span>
<span class="cp">#define Index_Invalidate_SI     0x02</span>
<span class="cp">#define Index_Writeback_Inv_SD  0x03</span>
<span class="cp">#define Index_Load_Tag_SI	0x06</span>
<span class="cp">#define Index_Load_Tag_SD	0x07</span>
<span class="cp">#define Index_Store_Tag_SI	0x0A</span>
<span class="cp">#define Index_Store_Tag_SD	0x0B</span>
<span class="cp">#define Create_Dirty_Excl_SD	0x0f</span>
<span class="cp">#define Hit_Invalidate_SI	0x12</span>
<span class="cp">#define Hit_Invalidate_SD	0x13</span>
<span class="cp">#define Hit_Writeback_Inv_SD	0x17</span>
<span class="cp">#define Hit_Writeback_SD	0x1b</span>
<span class="cp">#define Hit_Set_Virtual_SI	0x1e</span>
<span class="cp">#define Hit_Set_Virtual_SD	0x1f</span>

<span class="cm">/*</span>
<span class="cm"> * R5000-specific cacheops</span>
<span class="cm"> */</span>
<span class="cp">#define R5K_Page_Invalidate_S	0x17</span>

<span class="cm">/*</span>
<span class="cm"> * RM7000-specific cacheops</span>
<span class="cm"> */</span>
<span class="cp">#define Page_Invalidate_T	0x16</span>
<span class="cp">#define Index_Store_Tag_T	0x0a</span>
<span class="cp">#define Index_Load_Tag_T	0x06</span>

<span class="cm">/*</span>
<span class="cm"> * R10000-specific cacheops</span>
<span class="cm"> *</span>
<span class="cm"> * Cacheops 0x02, 0x06, 0x0a, 0x0c-0x0e, 0x16, 0x1a and 0x1e are unused.</span>
<span class="cm"> * Most of the _S cacheops are identical to the R4000SC _SD cacheops.</span>
<span class="cm"> */</span>
<span class="cp">#define Index_Writeback_Inv_S	0x03</span>
<span class="cp">#define Index_Load_Tag_S	0x07</span>
<span class="cp">#define Index_Store_Tag_S	0x0B</span>
<span class="cp">#define Hit_Invalidate_S	0x13</span>
<span class="cp">#define Cache_Barrier		0x14</span>
<span class="cp">#define Hit_Writeback_Inv_S	0x17</span>
<span class="cp">#define Index_Load_Data_I	0x18</span>
<span class="cp">#define Index_Load_Data_D	0x19</span>
<span class="cp">#define Index_Load_Data_S	0x1b</span>
<span class="cp">#define Index_Store_Data_I	0x1c</span>
<span class="cp">#define Index_Store_Data_D	0x1d</span>
<span class="cp">#define Index_Store_Data_S	0x1f</span>

<span class="cp">#endif	</span><span class="cm">/* __ASM_CACHEOPS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
