<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CatPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Control_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Control_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataRAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataRAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataRAM.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataRAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataRAM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IF.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstROM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopLevel.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TopLevel.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevel_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_module_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_module_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="data_module_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_module_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="immidiate_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="immidiate_module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="immidiate_module.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="inst_module_problem18.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="inst_module_problem18.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="inst_module_problem18.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="inst_module_problem18_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="inst_module_problem18_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_file.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg_file.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_file_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_file_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1397601577" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1397601577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397830357" xil_pn:in_ck="-2357119289945848125" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1397830357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Downloads/ALU.v"/>
      <outfile xil_pn:name="../Downloads/ALU_tb.v"/>
      <outfile xil_pn:name="../Downloads/Control.v"/>
      <outfile xil_pn:name="../Downloads/Control_tb.v"/>
      <outfile xil_pn:name="../Downloads/DataRAM.v"/>
      <outfile xil_pn:name="../Downloads/IF.v"/>
      <outfile xil_pn:name="../Downloads/IF_tb.v"/>
      <outfile xil_pn:name="../Downloads/InstROM.v"/>
      <outfile xil_pn:name="../Downloads/TopLevel.v"/>
      <outfile xil_pn:name="../Downloads/TopLevel_tb.v"/>
      <outfile xil_pn:name="../Downloads/reg_file.v"/>
      <outfile xil_pn:name="../Downloads/reg_file_tb.v"/>
      <outfile xil_pn:name="data_module_tb.v"/>
      <outfile xil_pn:name="immidiate_module.v"/>
      <outfile xil_pn:name="inst_module_problem18.v"/>
    </transform>
    <transform xil_pn:end_ts="1398717973" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7734246722794254953" xil_pn:start_ts="1398717973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1398717973" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1815876890077955481" xil_pn:start_ts="1398717973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397327462" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6740087968071289834" xil_pn:start_ts="1397327462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397830357" xil_pn:in_ck="-2357119289945848125" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1397830357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Downloads/ALU.v"/>
      <outfile xil_pn:name="../Downloads/ALU_tb.v"/>
      <outfile xil_pn:name="../Downloads/Control.v"/>
      <outfile xil_pn:name="../Downloads/Control_tb.v"/>
      <outfile xil_pn:name="../Downloads/DataRAM.v"/>
      <outfile xil_pn:name="../Downloads/IF.v"/>
      <outfile xil_pn:name="../Downloads/IF_tb.v"/>
      <outfile xil_pn:name="../Downloads/InstROM.v"/>
      <outfile xil_pn:name="../Downloads/TopLevel.v"/>
      <outfile xil_pn:name="../Downloads/TopLevel_tb.v"/>
      <outfile xil_pn:name="../Downloads/reg_file.v"/>
      <outfile xil_pn:name="../Downloads/reg_file_tb.v"/>
      <outfile xil_pn:name="data_module_tb.v"/>
      <outfile xil_pn:name="immidiate_module.v"/>
      <outfile xil_pn:name="inst_module_problem18.v"/>
    </transform>
    <transform xil_pn:end_ts="1398717977" xil_pn:in_ck="-2357119289945848125" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5104997178272148657" xil_pn:start_ts="1398717973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_tb_beh.prj"/>
      <outfile xil_pn:name="TopLevel_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1398717977" xil_pn:in_ck="-5446979130686335506" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2268350726045029381" xil_pn:start_ts="1398717977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
