// Seed: 2572993265
module module_0 (
    input tri  id_0,
    input tri1 id_1,
    input wor  id_2
);
  assign id_4 = 1 && 1 && id_2;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output tri0 id_12,
    output tri id_13
    , id_20,
    output tri0 id_14,
    output wand id_15,
    input wor id_16,
    input tri id_17,
    input wire id_18
);
  uwire id_21 = 1;
  module_0(
      id_2, id_2, id_7
  );
endmodule
