// Seed: 3874832315
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output tri id_2,
    output supply1 id_3
);
  logic [1 : 1] id_5 = -1;
  assign id_3 = id_5;
  wire id_6;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6
    , id_27,
    output supply0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    output wire id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13,
    input supply0 id_14,
    output tri1 id_15,
    input wor id_16,
    input tri0 id_17,
    input supply1 id_18,
    input wor id_19,
    output tri1 id_20,
    input supply1 id_21,
    output wand id_22,
    input tri1 id_23,
    input supply0 id_24,
    output wire id_25
);
  wire id_28;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_25,
      id_1
  );
endmodule
