{"Source Block": ["verilog-ethernet/rtl/arp_eth_tx.v@136:228@HdlStmProcess", "assign output_eth_src_mac = output_eth_src_mac_reg;\nassign output_eth_type = output_eth_type_reg;\n\nassign busy = busy_reg;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    input_frame_ready_next = 0;\n\n    store_frame = 0;\n\n    frame_ptr_next = frame_ptr_reg;\n\n    output_eth_hdr_valid_next = output_eth_hdr_valid_reg & ~output_eth_hdr_ready;\n\n    output_eth_payload_tdata_int = 0;\n    output_eth_payload_tvalid_int = 0;\n    output_eth_payload_tlast_int = 0;\n    output_eth_payload_tuser_int = 0;\n\n    case (state_reg)\n        STATE_IDLE: begin\n            // idle state - wait for data\n            frame_ptr_next = 0;\n            input_frame_ready_next = ~output_eth_hdr_valid_reg;\n\n            if (input_frame_ready & input_frame_valid) begin\n                store_frame = 1;\n                input_frame_ready_next = 0;\n                output_eth_hdr_valid_next = 1;\n                if (output_eth_payload_tready_int) begin\n                    output_eth_payload_tvalid_int = 1;\n                    output_eth_payload_tdata_int = input_arp_htype[15: 8];\n                    frame_ptr_next = 1;\n                end\n                state_next = STATE_WRITE_HEADER;\n            end else begin\n                state_next = STATE_IDLE;\n            end\n        end\n        STATE_WRITE_HEADER: begin\n            // read header state\n            if (output_eth_payload_tready_int) begin\n                // word transfer out\n                frame_ptr_next = frame_ptr_reg+1;\n                output_eth_payload_tvalid_int = 1;\n                state_next = STATE_WRITE_HEADER;\n                case (frame_ptr_reg)\n                    8'h01: output_eth_payload_tdata_int = arp_htype_reg[ 7: 0];\n                    8'h02: output_eth_payload_tdata_int = arp_ptype_reg[15: 8];\n                    8'h03: output_eth_payload_tdata_int = arp_ptype_reg[ 7: 0];\n                    8'h04: output_eth_payload_tdata_int = 6; // hlen\n                    8'h05: output_eth_payload_tdata_int = 4; // plen\n                    8'h06: output_eth_payload_tdata_int = arp_oper_reg[15: 8];\n                    8'h07: output_eth_payload_tdata_int = arp_oper_reg[ 7: 0];\n                    8'h08: output_eth_payload_tdata_int = arp_sha_reg[47:40];\n                    8'h09: output_eth_payload_tdata_int = arp_sha_reg[39:32];\n                    8'h0A: output_eth_payload_tdata_int = arp_sha_reg[31:24];\n                    8'h0B: output_eth_payload_tdata_int = arp_sha_reg[23:16];\n                    8'h0C: output_eth_payload_tdata_int = arp_sha_reg[15: 8];\n                    8'h0D: output_eth_payload_tdata_int = arp_sha_reg[ 7: 0];\n                    8'h0E: output_eth_payload_tdata_int = arp_spa_reg[31:24];\n                    8'h0F: output_eth_payload_tdata_int = arp_spa_reg[23:16];\n                    8'h10: output_eth_payload_tdata_int = arp_spa_reg[15: 8];\n                    8'h11: output_eth_payload_tdata_int = arp_spa_reg[ 7: 0];\n                    8'h12: output_eth_payload_tdata_int = arp_tha_reg[47:40];\n                    8'h13: output_eth_payload_tdata_int = arp_tha_reg[39:32];\n                    8'h14: output_eth_payload_tdata_int = arp_tha_reg[31:24];\n                    8'h15: output_eth_payload_tdata_int = arp_tha_reg[23:16];\n                    8'h16: output_eth_payload_tdata_int = arp_tha_reg[15: 8];\n                    8'h17: output_eth_payload_tdata_int = arp_tha_reg[ 7: 0];\n                    8'h18: output_eth_payload_tdata_int = arp_tpa_reg[31:24];\n                    8'h19: output_eth_payload_tdata_int = arp_tpa_reg[23:16];\n                    8'h1A: output_eth_payload_tdata_int = arp_tpa_reg[15: 8];\n                    8'h1B: begin\n                        output_eth_payload_tdata_int = arp_tpa_reg[ 7: 0];\n                        output_eth_payload_tlast_int = 1;\n                        input_frame_ready_next = ~output_eth_hdr_valid_reg;\n                        state_next = STATE_IDLE;\n                    end\n                endcase\n            end else begin\n                state_next = STATE_WRITE_HEADER;\n            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[144, "    input_frame_ready_next = 0;\n"], [146, "    store_frame = 0;\n"], [152, "    output_eth_payload_tdata_int = 0;\n"], [153, "    output_eth_payload_tvalid_int = 0;\n"], [154, "    output_eth_payload_tlast_int = 0;\n"], [155, "    output_eth_payload_tuser_int = 0;\n"], [160, "            frame_ptr_next = 0;\n"], [164, "                store_frame = 1;\n"], [165, "                input_frame_ready_next = 0;\n"], [166, "                output_eth_hdr_valid_next = 1;\n"], [167, "                if (output_eth_payload_tready_int) begin\n"], [168, "                    output_eth_payload_tvalid_int = 1;\n"], [170, "                    frame_ptr_next = 1;\n"], [179, "            if (output_eth_payload_tready_int) begin\n"], [181, "                frame_ptr_next = frame_ptr_reg+1;\n"], [182, "                output_eth_payload_tvalid_int = 1;\n"], [188, "                    8'h04: output_eth_payload_tdata_int = 6; // hlen\n"], [189, "                    8'h05: output_eth_payload_tdata_int = 4; // plen\n"], [213, "                        output_eth_payload_tlast_int = 1;\n"]], "Add": [[144, "    input_frame_ready_next = 1'b0;\n"], [146, "    store_frame = 1'b0;\n"], [155, "    output_eth_payload_tdata_int = 8'd0;\n"], [155, "    output_eth_payload_tvalid_int = 1'b0;\n"], [155, "    output_eth_payload_tlast_int = 1'b0;\n"], [155, "    output_eth_payload_tuser_int = 1'b0;\n"], [160, "            frame_ptr_next = 8'd0;\n"], [168, "                store_frame = 1'b1;\n"], [168, "                input_frame_ready_next = 1'b0;\n"], [168, "                output_eth_hdr_valid_next = 1'b1;\n"], [168, "                if (output_eth_payload_tready_int_reg) begin\n"], [168, "                    output_eth_payload_tvalid_int = 1'b1;\n"], [170, "                    frame_ptr_next = 8'd1;\n"], [179, "            if (output_eth_payload_tready_int_reg) begin\n"], [182, "                frame_ptr_next = frame_ptr_reg + 8'd1;\n"], [182, "                output_eth_payload_tvalid_int = 1'b1;\n"], [189, "                    8'h04: output_eth_payload_tdata_int = 8'd6; // hlen\n"], [189, "                    8'h05: output_eth_payload_tdata_int = 8'd4; // plen\n"], [213, "                        output_eth_payload_tlast_int = 1'b1;\n"]]}}