****************************************
Report : qor
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 17:31:53 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)


Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'clock'
----------------------------------------
Worst Hold Violation:           -0.0001
Total Hold Violation:           -0.0004
No. of Hold Violations:               9
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'REGIN'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'REGOUT'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'clock'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'clock'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:            0.2576
Critical Path Slack:             0.4392
Critical Path Clk Period:        1.5000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:            0.6346
Critical Path Slack:             0.3284
Critical Path Clk Period:        1.5000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:            0.5991
Critical Path Slack:             0.0898
Critical Path Clk Period:        1.5000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            0.1211
Critical Path Slack:             0.0939
Critical Path Clk Period:        1.5000
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    555
Buf/Inv Cell Count:                 199
Buf Cell Count:                     140
Inv Cell Count:                      59
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           411
Sequential Cell Count:              144
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       139
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            109.2787
Noncombinational Area:         153.3427
Buf/Inv Area:                   59.3050
Total Buffer Area:              43.9085
Total Inverter Area:            15.3965
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                   352.9940
Net YLength:                   329.2620
----------------------------------------
Cell Area (netlist):                          262.6214
Cell Area (netlist and physical only):        385.8450
Net Length:                    682.2560


Design Rules
----------------------------------------
Total Number of Nets:               567
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 17:31:53 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
norm.tt0p8v85c.typical_CCworst (Setup)         0.0898         0.0000              0
Design             (Setup)           0.0898         0.0000              0

norm.ffgnp0p88vm40c.rcbest_CCbest (Hold)        -0.0001        -0.0004              9
norm.ssgnp0p72v125c.rcworst_CCworst (Hold)         0.0235         0.0000              0
norm.tt0p8v85c.typical_CCworst (Hold)         0.0077         0.0000              0
Design             (Hold)           -0.0001        -0.0004              9
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          262.6214
Cell Area (netlist and physical only):        385.8450
Nets with DRC Violations:        0
1
