
*** Running vivado
    with args -log Zheng_Andy_Studio1.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Zheng_Andy_Studio1.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Zheng_Andy_Studio1.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhenga6/CoCO/Studio1/Studio1.srcs/constrs_1/new/and_gate.xdc]
Finished Parsing XDC File [C:/Users/zhenga6/CoCO/Studio1/Studio1.srcs/constrs_1/new/and_gate.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 484.016 ; gain = 277.391
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 488.512 ; gain = 4.496
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1cdba615b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cdba615b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 928.535 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1cdba615b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 928.535 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1cdba615b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 928.535 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 928.535 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cdba615b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 928.535 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cdba615b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 928.535 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 928.535 ; gain = 444.520
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 928.535 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/zhenga6/CoCO/Studio1/Studio1.runs/impl_2/Zheng_Andy_Studio1_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.535 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.535 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 2a9bec14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 928.535 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 2a9bec14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 928.535 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 2a9bec14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 2a9bec14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 2a9bec14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 2a9bec14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 2a9bec14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e1da6603

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 12c48a25b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410
Phase 1.2.1 Place Init Design | Checksum: 16dd4e945

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410
Phase 1.2 Build Placer Netlist Model | Checksum: 16dd4e945

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 16dd4e945

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410
Phase 1 Placer Initialization | Checksum: 16dd4e945

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11985ace1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11985ace1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1baff626e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18b6a9d69

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 948.945 ; gain = 20.410

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895
Phase 3 Detail Placement | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21f579cf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895
Ending Placer Task | Checksum: 14688c6ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 958.430 ; gain = 29.895
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 958.430 ; gain = 29.895
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 958.430 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 958.430 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 958.430 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 958.430 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8f4a4cbc ConstDB: 0 ShapeSum: b73e79ef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6dc561c6

Time (s): cpu = 00:00:58 ; elapsed = 00:01:31 . Memory (MB): peak = 1196.934 ; gain = 238.504

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6dc561c6

Time (s): cpu = 00:00:58 ; elapsed = 00:01:31 . Memory (MB): peak = 1201.371 ; gain = 242.941

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6dc561c6

Time (s): cpu = 00:00:58 ; elapsed = 00:01:31 . Memory (MB): peak = 1201.371 ; gain = 242.941
Phase 2 Router Initialization | Checksum: 6dc561c6

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 4.2 Global Iteration 1
Phase 4.2 Global Iteration 1 | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 4.3 Global Iteration 2
Phase 4.3 Global Iteration 2 | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 4.4 Global Iteration 3
Phase 4.4 Global Iteration 3 | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 4.5 Global Iteration 4
Phase 4.5 Global Iteration 4 | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918
Phase 4 Rip-up And Reroute | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918
Phase 6 Post Hold Fix | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000101225 %
  Global Horizontal Routing Utilization  = 0.000231328 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 7 Route finalize | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c76d6517

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3135fbe9

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 1211.348 ; gain = 252.918

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:33 . Memory (MB): peak = 1211.348 ; gain = 252.918
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1211.348 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/zhenga6/CoCO/Studio1/Studio1.runs/impl_2/Zheng_Andy_Studio1_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zheng_Andy_Studio1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1637.004 ; gain = 425.656
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Zheng_Andy_Studio1.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Aug 30 18:05:13 2023...

*** Running vivado
    with args -log Zheng_Andy_Studio1.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Zheng_Andy_Studio1.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Zheng_Andy_Studio1.tcl -notrace
Command: open_checkpoint Zheng_Andy_Studio1_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 207.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhenga6/CoCO/Studio0/Studio0.runs/impl_2/.Xil/Vivado-11104-LAPTOP-18PT4LA6/dcp/Zheng_Andy_Studio1.xdc]
Finished Parsing XDC File [C:/Users/zhenga6/CoCO/Studio0/Studio0.runs/impl_2/.Xil/Vivado-11104-LAPTOP-18PT4LA6/dcp/Zheng_Andy_Studio1.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 484.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 484.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 484.531 ; gain = 277.285
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zheng_Andy_Studio1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 917.004 ; gain = 432.473
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Zheng_Andy_Studio1.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Sep 06 10:10:20 2023...

*** Running vivado
    with args -log Zheng_Andy_Studio1.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Zheng_Andy_Studio1.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Zheng_Andy_Studio1.tcl -notrace
Command: open_checkpoint Zheng_Andy_Studio1_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 207.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhenga6/CoCO/Studio0/Studio0.runs/impl_2/.Xil/Vivado-16460-LAPTOP-18PT4LA6/dcp/Zheng_Andy_Studio1.xdc]
Finished Parsing XDC File [C:/Users/zhenga6/CoCO/Studio0/Studio0.runs/impl_2/.Xil/Vivado-16460-LAPTOP-18PT4LA6/dcp/Zheng_Andy_Studio1.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 484.449 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 484.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 484.449 ; gain = 277.203
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zheng_Andy_Studio1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 916.953 ; gain = 432.504
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Zheng_Andy_Studio1.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Sep 06 10:21:22 2023...

*** Running vivado
    with args -log Zheng_Andy_Studio1.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Zheng_Andy_Studio1.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Zheng_Andy_Studio1.tcl -notrace
Command: open_checkpoint Zheng_Andy_Studio1_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 207.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/zhenga6/CoCO/Studio0/Studio0.runs/impl_2/.Xil/Vivado-4912-LAPTOP-18PT4LA6/dcp/Zheng_Andy_Studio1.xdc]
Finished Parsing XDC File [C:/Users/zhenga6/CoCO/Studio0/Studio0.runs/impl_2/.Xil/Vivado-4912-LAPTOP-18PT4LA6/dcp/Zheng_Andy_Studio1.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 484.324 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 484.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 484.324 ; gain = 277.238
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zheng_Andy_Studio1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 916.801 ; gain = 432.477
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Zheng_Andy_Studio1.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Sep 06 10:25:51 2023...
