/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [7:0] _02_;
  wire [4:0] _03_;
  wire [4:0] celloutsig_0_10z;
  wire [33:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [46:0] celloutsig_0_1z;
  wire [32:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [36:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [13:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_60z;
  wire [8:0] celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_8z & celloutsig_0_11z[12]);
  assign celloutsig_0_3z = ~(_00_ & _01_);
  assign celloutsig_0_5z = ~(celloutsig_0_2z & celloutsig_0_1z[43]);
  assign celloutsig_0_68z = ~(celloutsig_0_50z[2] & celloutsig_0_66z[2]);
  assign celloutsig_0_7z = ~(_00_ & celloutsig_0_5z);
  assign celloutsig_0_89z = ~(in_data[23] & celloutsig_0_39z);
  assign celloutsig_1_1z = ~(in_data[188] & in_data[165]);
  assign celloutsig_0_9z = ~(celloutsig_0_4z & celloutsig_0_3z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z & celloutsig_0_11z[4]);
  assign celloutsig_0_16z = ~(celloutsig_0_13z[2] & celloutsig_0_3z);
  assign celloutsig_0_22z = ~(celloutsig_0_1z[34] & celloutsig_0_16z);
  reg [4:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _15_ <= 5'h00;
    else _15_ <= in_data[54:50];
  assign { _03_[4:2], _01_, _00_ } = _15_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= in_data[115:108];
  assign celloutsig_0_60z = { celloutsig_0_1z[33:30], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_15z } % { 1'h1, in_data[36:24], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_66z = celloutsig_0_35z[13:5] % { 1'h1, celloutsig_0_13z[7:0] };
  assign celloutsig_1_3z = celloutsig_1_2z[7:3] % { 1'h1, in_data[169:167], celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_2z % { 1'h1, celloutsig_1_2z[6:1], in_data[96] };
  assign celloutsig_1_16z = celloutsig_1_4z[16:14] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_1z[28:27], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, celloutsig_0_1z[18:15] };
  assign celloutsig_1_17z = celloutsig_1_4z[13:11] % { 1'h1, _02_[5:4] };
  assign celloutsig_1_18z = { celloutsig_1_4z[10:9], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[10:2], celloutsig_1_0z, celloutsig_1_17z };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z } % { 1'h1, in_data[189:185], celloutsig_1_14z, celloutsig_1_16z };
  assign celloutsig_0_11z = { celloutsig_0_1z[34:2], celloutsig_0_2z } % { 1'h1, in_data[71:45], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_1z[31:30], celloutsig_0_2z, _03_[4:2], _01_, _00_, celloutsig_0_8z } % { 1'h1, celloutsig_0_1z[17], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_15z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z } % { 1'h1, _03_[4:2], _01_, _00_ };
  assign celloutsig_0_17z = { _03_[4:2], _01_, _00_, celloutsig_0_14z } % { 1'h1, celloutsig_0_15z[4:2], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_11z[33:27], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_14z } % { 1'h1, celloutsig_0_11z[12:5], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_19z = celloutsig_0_18z[7:3] % { 1'h1, celloutsig_0_17z[3:0] };
  assign celloutsig_0_20z = { celloutsig_0_11z[32:2], celloutsig_0_9z, celloutsig_0_16z } % { 1'h1, celloutsig_0_1z[42:13], celloutsig_0_14z, in_data[0] };
  assign celloutsig_0_1z = { in_data[44:8], _03_[4:2], _01_, _00_, _03_[4:2], _01_, _00_ } % { 1'h1, in_data[70:30], _03_[4:2], _01_, in_data[0] };
  assign celloutsig_0_25z = { celloutsig_0_20z[30:7], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_23z, _03_[4:2], _01_, _00_, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z } % { 1'h1, in_data[55:50], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z, _03_[4:2], _01_, _00_, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_19z % { 1'h1, celloutsig_0_17z[2:0], celloutsig_0_3z };
  assign celloutsig_0_39z = ^ { in_data[56:52], celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_4z };
  assign celloutsig_0_4z = ^ { celloutsig_0_1z[25], celloutsig_0_2z, _03_[4:2], _01_, _00_ };
  assign celloutsig_0_8z = ^ in_data[60:45];
  assign celloutsig_1_0z = ^ in_data[123:114];
  assign celloutsig_1_8z = ^ in_data[129:122];
  assign celloutsig_1_14z = ^ { celloutsig_1_2z[7:1], celloutsig_1_1z };
  assign celloutsig_0_14z = ^ in_data[38:33];
  assign celloutsig_0_23z = ^ { in_data[46:41], celloutsig_0_22z };
  assign celloutsig_0_30z = ^ { celloutsig_0_20z[15:7], celloutsig_0_3z };
  assign celloutsig_0_2z = ^ { celloutsig_0_1z[17:16], _03_[4:2], _01_, _00_ };
  assign celloutsig_0_35z = { celloutsig_0_1z[31:23], _03_[4:2], _01_, _00_ } - { celloutsig_0_25z[7:0], celloutsig_0_17z };
  assign celloutsig_0_50z = celloutsig_0_26z[3:1] - { celloutsig_0_15z[1:0], celloutsig_0_9z };
  assign celloutsig_0_6z = celloutsig_0_1z[36:33] - in_data[25:22];
  assign celloutsig_0_88z = celloutsig_0_60z[13:6] - { celloutsig_0_18z[5], celloutsig_0_68z, celloutsig_0_15z };
  assign celloutsig_1_2z = { in_data[119:114], celloutsig_1_0z, celloutsig_1_1z } - in_data[134:127];
  assign celloutsig_1_4z = in_data[187:170] - { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign _03_[1:0] = { _01_, _00_ };
  assign { out_data[141:128], out_data[105:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
