
# W24 CSE293 -- Verilog Project to Silicon

* Instructor: Ethan Sifferman
* Requirements: CSEx22, CSEx25 (x22 can be taken concurrently)
* Objectives
    * Learn to manage large Verilog projects
    * Learn debug and verification strategies
    * Practice writing build scripts using Makefile and TCL
    * Exercise version control and collaboration with Git/GitHub
    * Practice using a multitude of open-source tools and resources such as Verilator, Yosys, zachjs/sv2v, OpenLane, SKY130, BaseJump STL, and more

## Assignments

* [HW1 -- UART ALU](./hw1/)
* *~~HW2 -- OpenLane~~ TBD*
* [HW3 -- Impactful Community Contribution](./hw3/)

* [Final Project](./final/)
