<stg><name>linear</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_41:0  %data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_41:1  %data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_41:2  %data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_41:3  %data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_41:4  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_41:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln52"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_41:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:7  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:8  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_0_V_read_4, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:9  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:10  %tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="1">
<![CDATA[
hls_label_41:11  %zext_ln415 = zext i1 %tmp_259 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_41:12  %add_ln415 = add i7 %zext_ln415, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_41:13  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:14  %xor_ln416 = xor i1 %tmp_260, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:15  %and_ln416 = and i1 %tmp_258, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_41:16  %tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:17  %p_Result_s = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_0_V_read_4, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_41:18  %icmp_ln879 = icmp eq i3 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:19  %p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_0_V_read_4, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_41:20  %icmp_ln879_32 = icmp eq i4 %p_Result_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_32"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="1"/>
<literal name="and_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_41:21  %icmp_ln768 = icmp eq i4 %p_Result_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_41:22  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_32, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:23  %tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:24  %xor_ln779 = xor i1 %tmp_262, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:25  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_41:26  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_32

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:27  %and_ln781 = and i1 %and_ln416, %icmp_ln879_32

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:28  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:29  %or_ln785 = or i1 %tmp_261, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:30  %xor_ln785_32 = xor i1 %tmp_257, true

]]></Node>
<StgValue><ssdm name="xor_ln785_32"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:31  %and_ln785 = and i1 %or_ln785, %xor_ln785_32

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:32  %and_ln786 = and i1 %tmp_261, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:33  %or_ln786 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:34  %xor_ln786 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:35  %and_ln786_4 = and i1 %tmp_257, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:36  %or_ln340 = or i1 %and_ln786_4, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:37  %or_ln340_33 = or i1 %and_ln786, %xor_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln340_33"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:38  %or_ln340_32 = or i1 %or_ln340_33, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_32"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:39  %select_ln340 = select i1 %or_ln340, i7 63, i7 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:40  %select_ln388 = select i1 %and_ln786_4, i7 -64, i7 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:41  %select_ln340_32 = select i1 %or_ln340_32, i7 %select_ln340, i7 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_32"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:42  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:43  %trunc_ln708_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_1_V_read_4, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:44  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:45  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="1">
<![CDATA[
hls_label_41:46  %zext_ln415_64 = zext i1 %tmp_265 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_64"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_41:47  %add_ln415_32 = add i7 %zext_ln415_64, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_41:48  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_32, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:49  %xor_ln416_62 = xor i1 %tmp_266, true

]]></Node>
<StgValue><ssdm name="xor_ln416_62"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:50  %and_ln416_32 = and i1 %tmp_264, %xor_ln416_62

]]></Node>
<StgValue><ssdm name="and_ln416_32"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_41:51  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_32, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:52  %p_Result_15_1 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_1_V_read_4, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_41:53  %icmp_ln879_33 = icmp eq i3 %p_Result_15_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_33"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:54  %p_Result_16_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_1_V_read_4, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_41:55  %icmp_ln879_34 = icmp eq i4 %p_Result_16_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_34"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="1"/>
<literal name="and_ln416_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_41:56  %icmp_ln768_32 = icmp eq i4 %p_Result_16_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_32"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_41:57  %select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_34, i1 %icmp_ln768_32

]]></Node>
<StgValue><ssdm name="select_ln777_32"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:58  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:59  %xor_ln779_1 = xor i1 %tmp_268, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:60  %and_ln779_1 = and i1 %icmp_ln879_33, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_41:61  %select_ln416_1 = select i1 %and_ln416_32, i1 %and_ln779_1, i1 %icmp_ln879_34

]]></Node>
<StgValue><ssdm name="select_ln416_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:62  %and_ln781_1 = and i1 %and_ln416_32, %icmp_ln879_34

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:63  %xor_ln785_1 = xor i1 %select_ln777_32, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:64  %or_ln785_1 = or i1 %tmp_267, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:65  %xor_ln785_33 = xor i1 %tmp_263, true

]]></Node>
<StgValue><ssdm name="xor_ln785_33"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:66  %and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:67  %and_ln786_1 = and i1 %tmp_267, %select_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:68  %or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:69  %xor_ln786_1 = xor i1 %or_ln786_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:70  %and_ln786_5 = and i1 %tmp_263, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:71  %or_ln340_1 = or i1 %and_ln786_5, %and_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:72  %or_ln340_35 = or i1 %and_ln786_1, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:73  %or_ln340_34 = or i1 %or_ln340_35, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_34"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:74  %select_ln340_1 = select i1 %or_ln340_1, i7 63, i7 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:75  %select_ln388_1 = select i1 %and_ln786_5, i7 -64, i7 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:76  %select_ln340_33 = select i1 %or_ln340_34, i7 %select_ln340_1, i7 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_33"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:77  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:78  %trunc_ln708_31 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_2_V_read_4, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:79  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:80  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="1">
<![CDATA[
hls_label_41:81  %zext_ln415_65 = zext i1 %tmp_271 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_65"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_41:82  %add_ln415_33 = add i7 %zext_ln415_65, %trunc_ln708_31

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_41:83  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_33, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:84  %xor_ln416_63 = xor i1 %tmp_272, true

]]></Node>
<StgValue><ssdm name="xor_ln416_63"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:85  %and_ln416_33 = and i1 %tmp_270, %xor_ln416_63

]]></Node>
<StgValue><ssdm name="and_ln416_33"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_41:86  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_33, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:87  %p_Result_15_2 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_2_V_read_4, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_41:88  %icmp_ln879_35 = icmp eq i3 %p_Result_15_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_35"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:89  %p_Result_16_2 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_2_V_read_4, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_41:90  %icmp_ln879_36 = icmp eq i4 %p_Result_16_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_36"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="1"/>
<literal name="and_ln416_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_41:91  %icmp_ln768_33 = icmp eq i4 %p_Result_16_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_33"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_41:92  %select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_36, i1 %icmp_ln768_33

]]></Node>
<StgValue><ssdm name="select_ln777_33"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:93  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:94  %xor_ln779_2 = xor i1 %tmp_274, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:95  %and_ln779_2 = and i1 %icmp_ln879_35, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_41:96  %select_ln416_2 = select i1 %and_ln416_33, i1 %and_ln779_2, i1 %icmp_ln879_36

]]></Node>
<StgValue><ssdm name="select_ln416_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:97  %and_ln781_2 = and i1 %and_ln416_33, %icmp_ln879_36

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:98  %xor_ln785_2 = xor i1 %select_ln777_33, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:99  %or_ln785_2 = or i1 %tmp_273, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:100  %xor_ln785_34 = xor i1 %tmp_269, true

]]></Node>
<StgValue><ssdm name="xor_ln785_34"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:101  %and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_34

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:102  %and_ln786_2 = and i1 %tmp_273, %select_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:103  %or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:104  %xor_ln786_2 = xor i1 %or_ln786_2, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:105  %and_ln786_6 = and i1 %tmp_269, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:106  %or_ln340_2 = or i1 %and_ln786_6, %and_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:107  %or_ln340_37 = or i1 %and_ln786_2, %xor_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln340_37"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:108  %or_ln340_36 = or i1 %or_ln340_37, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_36"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:109  %select_ln340_2 = select i1 %or_ln340_2, i7 63, i7 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:110  %select_ln388_2 = select i1 %and_ln786_6, i7 -64, i7 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:111  %select_ln340_34 = select i1 %or_ln340_36, i7 %select_ln340_2, i7 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_34"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:112  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:113  %trunc_ln708_32 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_3_V_read_4, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:114  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:115  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="1">
<![CDATA[
hls_label_41:116  %zext_ln415_66 = zext i1 %tmp_277 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_66"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_41:117  %add_ln415_34 = add i7 %zext_ln415_66, %trunc_ln708_32

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_41:118  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_34, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:119  %xor_ln416_64 = xor i1 %tmp_278, true

]]></Node>
<StgValue><ssdm name="xor_ln416_64"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:120  %and_ln416_34 = and i1 %tmp_276, %xor_ln416_64

]]></Node>
<StgValue><ssdm name="and_ln416_34"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_41:121  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_34, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:122  %p_Result_15_3 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_3_V_read_4, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_3"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_41:123  %icmp_ln879_37 = icmp eq i3 %p_Result_15_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_37"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_41:124  %p_Result_16_3 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_3_V_read_4, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_16_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_41:125  %icmp_ln879_38 = icmp eq i4 %p_Result_16_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_38"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="1"/>
<literal name="and_ln416_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_41:126  %icmp_ln768_34 = icmp eq i4 %p_Result_16_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_34"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_41:127  %select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_38, i1 %icmp_ln768_34

]]></Node>
<StgValue><ssdm name="select_ln777_34"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_41:128  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:129  %xor_ln779_3 = xor i1 %tmp_280, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln416_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:130  %and_ln779_3 = and i1 %icmp_ln879_37, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_41:131  %select_ln416_3 = select i1 %and_ln416_34, i1 %and_ln779_3, i1 %icmp_ln879_38

]]></Node>
<StgValue><ssdm name="select_ln416_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:132  %and_ln781_3 = and i1 %and_ln416_34, %icmp_ln879_38

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:133  %xor_ln785_3 = xor i1 %select_ln777_34, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:134  %or_ln785_3 = or i1 %tmp_279, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:135  %xor_ln785_35 = xor i1 %tmp_275, true

]]></Node>
<StgValue><ssdm name="xor_ln785_35"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:136  %and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:137  %and_ln786_3 = and i1 %tmp_279, %select_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:138  %or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:139  %xor_ln786_3 = xor i1 %or_ln786_3, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:140  %and_ln786_7 = and i1 %tmp_275, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:141  %or_ln340_3 = or i1 %and_ln786_7, %and_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:142  %or_ln340_39 = or i1 %and_ln786_3, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_39"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_41:143  %or_ln340_38 = or i1 %or_ln340_39, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_38"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:144  %select_ln340_3 = select i1 %or_ln340_3, i7 63, i7 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:145  %select_ln388_3 = select i1 %and_ln786_7, i7 -64, i7 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_41:146  %select_ln340_35 = select i1 %or_ln340_38, i7 %select_ln340_3, i7 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_35"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="28" op_1_bw="7">
<![CDATA[
hls_label_41:147  %mrv = insertvalue { i7, i7, i7, i7 } undef, i7 %select_ln340_32, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="7">
<![CDATA[
hls_label_41:148  %mrv_1 = insertvalue { i7, i7, i7, i7 } %mrv, i7 %select_ln340_33, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="28" op_1_bw="7">
<![CDATA[
hls_label_41:149  %mrv_2 = insertvalue { i7, i7, i7, i7 } %mrv_1, i7 %select_ln340_34, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28" op_1_bw="7">
<![CDATA[
hls_label_41:150  %mrv_3 = insertvalue { i7, i7, i7, i7 } %mrv_2, i7 %select_ln340_35, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="28">
<![CDATA[
hls_label_41:151  ret { i7, i7, i7, i7 } %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
