Reading timing models for corner max_ss_125C_4v50…
Reading cell library for the 'max_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'max_ss_125C_4v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/53-openroad-rcx/max/tiny_tonegen.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000171    0.975200 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.025784    0.497409    1.522253    2.497453 v _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.497409    0.000482    2.497935 v _142_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009335    0.621982    0.657339    3.155274 ^ _142_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.621982    0.000227    3.155501 ^ _143_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004033    0.282902    0.277236    3.432738 v _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.282902    0.000077    3.432814 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.432814   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000171    0.975200 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075200   clock uncertainty
                                  0.000000    1.075200   clock reconvergence pessimism
                                  0.199058    1.274258   library hold time
                                              1.274258   data required time
---------------------------------------------------------------------------------------------
                                              1.274258   data required time
                                             -3.432814   data arrival time
---------------------------------------------------------------------------------------------
                                              2.158556   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000507    0.975536 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.020594    0.422844    1.469666    2.445202 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.422844    0.000461    2.445663 v _144_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008487    0.714226    0.525604    2.971267 ^ _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.714226    0.000212    2.971478 ^ _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012227    0.438340    0.429891    3.401369 v _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.438340    0.000385    3.401754 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.401754   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000507    0.975536 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075536   clock uncertainty
                                  0.000000    1.075536   clock reconvergence pessimism
                                  0.164456    1.239992   library hold time
                                              1.239992   data required time
---------------------------------------------------------------------------------------------
                                              1.239992   data required time
                                             -3.401754   data arrival time
---------------------------------------------------------------------------------------------
                                              2.161762   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000290    0.975319 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.034670    0.627093    1.612219    2.587538 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.627095    0.000889    2.588427 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007813    0.593974    0.511513    3.099940 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _075_ (net)
                      0.593974    0.000111    3.100051 ^ _140_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006250    0.373873    0.399414    3.499465 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.373873    0.000090    3.499555 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.499555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000290    0.975319 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075319   clock uncertainty
                                  0.000000    1.075319   clock reconvergence pessimism
                                  0.178807    1.254127   library hold time
                                              1.254127   data required time
---------------------------------------------------------------------------------------------
                                              1.254127   data required time
                                             -3.499555   data arrival time
---------------------------------------------------------------------------------------------
                                              2.245428   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000440    0.975470 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.045707    0.794728    1.721196    2.696665 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.794728    0.000581    2.697246 v _136_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005845    0.518585    0.613710    3.310956 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _073_ (net)
                      0.518585    0.000065    3.311022 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005620    0.315383    0.292830    3.603851 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.315383    0.000121    3.603972 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.603972   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000440    0.975470 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075470   clock uncertainty
                                  0.000000    1.075470   clock reconvergence pessimism
                                  0.191828    1.267297   library hold time
                                              1.267297   data required time
---------------------------------------------------------------------------------------------
                                              1.267297   data required time
                                             -3.603972   data arrival time
---------------------------------------------------------------------------------------------
                                              2.336674   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000479    0.975509 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.048854    1.440096    2.404316    3.379825 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.440096    0.000742    3.380567 ^ _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004779    0.346951    0.265255    3.645822 v _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.346951    0.000102    3.645924 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.645924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000479    0.975509 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075509   clock uncertainty
                                  0.000000    1.075509   clock reconvergence pessimism
                                  0.184801    1.260309   library hold time
                                              1.260309   data required time
---------------------------------------------------------------------------------------------
                                              1.260309   data required time
                                             -3.645924   data arrival time
---------------------------------------------------------------------------------------------
                                              2.385615   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000779    0.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416416    0.971302 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000406    0.971708 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.010248    0.451937    1.778168    2.749876 ^ _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.451937    0.000229    2.750105 ^ _132_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.031675    0.560654    0.469366    3.219471 v _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _070_ (net)
                      0.560654    0.000601    3.220072 v _133_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.012514    0.647026    0.563628    3.783700 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.647026    0.000314    3.784014 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005160    0.318419    0.248738    4.032753 v _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.318419    0.000066    4.032818 v _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004327    0.201699    0.505068    4.537886 v _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.201699    0.000051    4.537937 v _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.537937   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000779    0.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416416    0.971302 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000333    0.971635 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071635   clock uncertainty
                                  0.000000    1.071635   clock reconvergence pessimism
                                  0.217597    1.289232   library hold time
                                              1.289232   data required time
---------------------------------------------------------------------------------------------
                                              1.289232   data required time
                                             -4.537937   data arrival time
---------------------------------------------------------------------------------------------
                                              3.248705   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695527    0.001667    5.993594 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.993594   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000507    0.975536 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075536   clock uncertainty
                                  0.000000    1.075536   clock reconvergence pessimism
                                  0.691923    1.767459   library removal time
                                              1.767459   data required time
---------------------------------------------------------------------------------------------
                                              1.767459   data required time
                                             -5.993594   data arrival time
---------------------------------------------------------------------------------------------
                                              4.226134   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001355    5.993282 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.993282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000779    0.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416416    0.971302 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000333    0.971635 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071635   clock uncertainty
                                  0.000000    1.071635   clock reconvergence pessimism
                                  0.690876    1.762511   library removal time
                                              1.762511   data required time
---------------------------------------------------------------------------------------------
                                              1.762511   data required time
                                             -5.993282   data arrival time
---------------------------------------------------------------------------------------------
                                              4.230772   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695527    0.001713    5.993640 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.993640   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000779    0.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416416    0.971302 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000406    0.971708 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071708   clock uncertainty
                                  0.000000    1.071708   clock reconvergence pessimism
                                  0.690876    1.762584   library removal time
                                              1.762584   data required time
---------------------------------------------------------------------------------------------
                                              1.762584   data required time
                                             -5.993640   data arrival time
---------------------------------------------------------------------------------------------
                                              4.231057   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695528    0.002235    5.994162 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.994162   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000779    0.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416416    0.971302 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000570    0.971872 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071872   clock uncertainty
                                  0.000000    1.071872   clock reconvergence pessimism
                                  0.690876    1.762748   library removal time
                                              1.762748   data required time
---------------------------------------------------------------------------------------------
                                              1.762748   data required time
                                             -5.994162   data arrival time
---------------------------------------------------------------------------------------------
                                              4.231414   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695529    0.002433    5.994360 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.994360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000779    0.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416416    0.971302 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000565    0.971867 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071867   clock uncertainty
                                  0.000000    1.071867   clock reconvergence pessimism
                                  0.690876    1.762743   library removal time
                                              1.762743   data required time
---------------------------------------------------------------------------------------------
                                              1.762743   data required time
                                             -5.994360   data arrival time
---------------------------------------------------------------------------------------------
                                              4.231617   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693524    0.001342    6.879672 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.879672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000171    0.975200 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075200   clock uncertainty
                                  0.000000    1.075200   clock reconvergence pessimism
                                  0.691717    1.766917   library removal time
                                              1.766917   data required time
---------------------------------------------------------------------------------------------
                                              1.766917   data required time
                                             -6.879672   data arrival time
---------------------------------------------------------------------------------------------
                                              5.112755   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693525    0.002032    6.880362 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.880362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000479    0.975509 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075509   clock uncertainty
                                  0.000000    1.075509   clock reconvergence pessimism
                                  0.691717    1.767225   library removal time
                                              1.767225   data required time
---------------------------------------------------------------------------------------------
                                              1.767225   data required time
                                             -6.880362   data arrival time
---------------------------------------------------------------------------------------------
                                              5.113136   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693532    0.002808    6.881137 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.881137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000440    0.975470 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075470   clock uncertainty
                                  0.000000    1.075470   clock reconvergence pessimism
                                  0.691718    1.767187   library removal time
                                              1.767187   data required time
---------------------------------------------------------------------------------------------
                                              1.767187   data required time
                                             -6.881137   data arrival time
---------------------------------------------------------------------------------------------
                                              5.113950   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693531    0.002713    6.881042 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.881042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000290    0.975319 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.075319   clock uncertainty
                                  0.000000    1.075319   clock reconvergence pessimism
                                  0.691717    1.767037   library removal time
                                              1.767037   data required time
---------------------------------------------------------------------------------------------
                                              1.767037   data required time
                                             -6.881042   data arrival time
---------------------------------------------------------------------------------------------
                                              5.114006   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000479    0.975509 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.048854    1.440096    2.404316    3.379825 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.440096    0.000610    3.380435 ^ _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020698    0.737960    1.203551    4.583986 ^ _138_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _074_ (net)
                      0.737960    0.000339    4.584325 ^ _141_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.012182    0.521984    0.357790    4.942115 v _141_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.521984    0.000307    4.942422 v _144_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008487    0.448438    0.962907    5.905330 v _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.448438    0.000212    5.905541 v _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012227    0.887376    0.629418    6.534959 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.887376    0.000385    6.535345 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.535345   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000506   20.975536 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875536   clock uncertainty
                                  0.000000   20.875536   clock reconvergence pessimism
                                 -0.717809   20.157728   library setup time
                                             20.157728   data required time
---------------------------------------------------------------------------------------------
                                             20.157728   data required time
                                             -6.535345   data arrival time
---------------------------------------------------------------------------------------------
                                             13.622384   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005310    0.232745    0.085145    4.085145 ^ ena (in)
                                                         ena (net)
                      0.232745    0.000000    4.085145 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027241    0.822168    0.735479    4.820624 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.822168    0.000771    4.821395 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.039374    0.832798    0.545787    5.367182 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.832798    0.000724    5.367906 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006250    0.922809    0.699345    6.067251 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.922809    0.000090    6.067341 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.067341   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000290   20.975319 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875320   clock uncertainty
                                  0.000000   20.875320   clock reconvergence pessimism
                                 -0.722751   20.152569   library setup time
                                             20.152569   data required time
---------------------------------------------------------------------------------------------
                                             20.152569   data required time
                                             -6.067341   data arrival time
---------------------------------------------------------------------------------------------
                                             14.085228   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005310    0.232745    0.085145    4.085145 ^ ena (in)
                                                         ena (net)
                      0.232745    0.000000    4.085145 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027241    0.822168    0.735479    4.820624 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.822168    0.000771    4.821395 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.039374    0.832798    0.545787    5.367182 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.832798    0.000382    5.367564 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005620    0.577343    0.529194    5.896758 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.577343    0.000121    5.896879 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.896879   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000441   20.975471 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875471   clock uncertainty
                                  0.000000   20.875471   clock reconvergence pessimism
                                 -0.674567   20.200905   library setup time
                                             20.200905   data required time
---------------------------------------------------------------------------------------------
                                             20.200905   data required time
                                             -5.896879   data arrival time
---------------------------------------------------------------------------------------------
                                             14.304026   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005310    0.232745    0.085145    4.085145 ^ ena (in)
                                                         ena (net)
                      0.232745    0.000000    4.085145 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027241    0.822168    0.735479    4.820624 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.822168    0.000771    4.821395 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.039374    0.832798    0.545787    5.367182 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.832798    0.000610    5.367792 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004779    0.542659    0.472181    5.839973 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.542659    0.000103    5.840075 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.840075   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000480   20.975510 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875509   clock uncertainty
                                  0.000000   20.875509   clock reconvergence pessimism
                                 -0.668550   20.206961   library setup time
                                             20.206961   data required time
---------------------------------------------------------------------------------------------
                                             20.206961   data required time
                                             -5.840075   data arrival time
---------------------------------------------------------------------------------------------
                                             14.366885   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005310    0.232745    0.085145    4.085145 ^ ena (in)
                                                         ena (net)
                      0.232745    0.000000    4.085145 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027241    0.822168    0.735479    4.820624 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.822168    0.000771    4.821395 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.039374    0.832798    0.545787    5.367182 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.832799    0.000866    5.368048 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004033    0.509006    0.477787    5.845834 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.509006    0.000077    5.845911 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.845911   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000171   20.975201 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875200   clock uncertainty
                                  0.000000   20.875200   clock reconvergence pessimism
                                 -0.661592   20.213610   library setup time
                                             20.213610   data required time
---------------------------------------------------------------------------------------------
                                             20.213610   data required time
                                             -5.845911   data arrival time
---------------------------------------------------------------------------------------------
                                             14.367699   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693531    0.002713    6.881042 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.881042   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000290   20.975319 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875320   clock uncertainty
                                  0.000000   20.875320   clock reconvergence pessimism
                                  0.394626   21.269947   library recovery time
                                             21.269947   data required time
---------------------------------------------------------------------------------------------
                                             21.269947   data required time
                                             -6.881042   data arrival time
---------------------------------------------------------------------------------------------
                                             14.388904   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693532    0.002808    6.881137 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.881137   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000441   20.975471 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875471   clock uncertainty
                                  0.000000   20.875471   clock reconvergence pessimism
                                  0.394626   21.270098   library recovery time
                                             21.270098   data required time
---------------------------------------------------------------------------------------------
                                             21.270098   data required time
                                             -6.881137   data arrival time
---------------------------------------------------------------------------------------------
                                             14.388960   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693525    0.002032    6.880362 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.880362   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000480   20.975510 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875509   clock uncertainty
                                  0.000000   20.875509   clock reconvergence pessimism
                                  0.394627   21.270136   library recovery time
                                             21.270136   data required time
---------------------------------------------------------------------------------------------
                                             21.270136   data required time
                                             -6.880362   data arrival time
---------------------------------------------------------------------------------------------
                                             14.389775   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693524    0.001342    6.879672 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.879672   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000171   20.975201 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875200   clock uncertainty
                                  0.000000   20.875200   clock reconvergence pessimism
                                  0.394627   21.269827   library recovery time
                                             21.269827   data required time
---------------------------------------------------------------------------------------------
                                             21.269827   data required time
                                             -6.879672   data arrival time
---------------------------------------------------------------------------------------------
                                             14.390155   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000171    0.975200 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.025784    0.842717    2.040342    3.015542 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.842717    0.000574    3.016117 ^ _131_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.034540    1.015291    0.781111    3.797228 v _131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _069_ (net)
                      1.015291    0.000652    3.797880 v _133_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.012514    0.963391    0.783329    4.581209 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.963391    0.000314    4.581523 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005160    0.671842    0.704994    5.286518 ^ _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.671842    0.000066    5.286583 ^ _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004327    0.270968    0.562407    5.848991 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.270968    0.000051    5.849042 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.849042   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000332   20.971636 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871635   clock uncertainty
                                  0.000000   20.871635   clock reconvergence pessimism
                                 -0.613699   20.257936   library setup time
                                             20.257936   data required time
---------------------------------------------------------------------------------------------
                                             20.257936   data required time
                                             -5.849042   data arrival time
---------------------------------------------------------------------------------------------
                                             14.408894   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695529    0.002433    5.994360 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.994360   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000565   20.971869 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871868   clock uncertainty
                                  0.000000   20.871868   clock reconvergence pessimism
                                  0.393431   21.265299   library recovery time
                                             21.265299   data required time
---------------------------------------------------------------------------------------------
                                             21.265299   data required time
                                             -5.994360   data arrival time
---------------------------------------------------------------------------------------------
                                             15.270939   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695528    0.002235    5.994162 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.994162   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000568   20.971872 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871872   clock uncertainty
                                  0.000000   20.871872   clock reconvergence pessimism
                                  0.393431   21.265303   library recovery time
                                             21.265303   data required time
---------------------------------------------------------------------------------------------
                                             21.265303   data required time
                                             -5.994162   data arrival time
---------------------------------------------------------------------------------------------
                                             15.271141   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695527    0.001713    5.993640 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.993640   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000405   20.971708 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871708   clock uncertainty
                                  0.000000   20.871708   clock reconvergence pessimism
                                  0.393432   21.265141   library recovery time
                                             21.265141   data required time
---------------------------------------------------------------------------------------------
                                             21.265141   data required time
                                             -5.993640   data arrival time
---------------------------------------------------------------------------------------------
                                             15.271500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001355    5.993282 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.993282   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000332   20.971636 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871635   clock uncertainty
                                  0.000000   20.871635   clock reconvergence pessimism
                                  0.393432   21.265066   library recovery time
                                             21.265066   data required time
---------------------------------------------------------------------------------------------
                                             21.265066   data required time
                                             -5.993282   data arrival time
---------------------------------------------------------------------------------------------
                                             15.271784   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695527    0.001667    5.993594 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.993594   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000506   20.975536 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875536   clock uncertainty
                                  0.000000   20.875536   clock reconvergence pessimism
                                  0.394415   21.269951   library recovery time
                                             21.269951   data required time
---------------------------------------------------------------------------------------------
                                             21.269951   data required time
                                             -5.993594   data arrival time
---------------------------------------------------------------------------------------------
                                             15.276359   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693531    0.002713    6.881042 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.881042   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000290   20.975319 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875320   clock uncertainty
                                  0.000000   20.875320   clock reconvergence pessimism
                                  0.394626   21.269947   library recovery time
                                             21.269947   data required time
---------------------------------------------------------------------------------------------
                                             21.269947   data required time
                                             -6.881042   data arrival time
---------------------------------------------------------------------------------------------
                                             14.388904   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000479    0.975509 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.048854    1.440096    2.404316    3.379825 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.440096    0.000610    3.380435 ^ _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020698    0.737960    1.203551    4.583986 ^ _138_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _074_ (net)
                      0.737960    0.000339    4.584325 ^ _141_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.012182    0.521984    0.357790    4.942115 v _141_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.521984    0.000307    4.942422 v _144_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008487    0.448438    0.962907    5.905330 v _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.448438    0.000212    5.905541 v _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012227    0.887376    0.629418    6.534959 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.887376    0.000385    6.535345 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.535345   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000506   20.975536 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875536   clock uncertainty
                                  0.000000   20.875536   clock reconvergence pessimism
                                 -0.717809   20.157728   library setup time
                                             20.157728   data required time
---------------------------------------------------------------------------------------------
                                             20.157728   data required time
                                             -6.535345   data arrival time
---------------------------------------------------------------------------------------------
                                             13.622384   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 data_in[4]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ss_125C_4v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ss_125C_4v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 42 unclocked register/latch pins.
  _227_/CLK
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
  _253_/CLK
  _254_/CLK
  _255_/CLK
  _256_/CLK
  _257_/CLK
  _258_/CLK
  _259_/CLK
  _260_/CLK
  _261_/CLK
  _262_/CLK
  _263_/CLK
  _264_/CLK
  _266_/CLK
  _267_/CLK
  _268_/CLK
  _269_/CLK
Warning: There are 46 unconstrained endpoints.
  signal_bit_out
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
  _253_/D
  _254_/D
  _255_/D
  _256_/D
  _257_/D
  _258_/D
  _259_/D
  _260_/D
  _261_/D
  _262_/D
  _263_/D
  _264_/D
  _266_/D
  _267_/D
  _268_/D
  _269_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           6.299993e-04 1.549214e-04 6.077467e-08 7.849815e-04  53.8%
Combinational        9.016033e-05 6.490113e-05 8.469407e-08 1.551461e-04  10.6%
Clock                4.119659e-04 1.062342e-04 2.679224e-07 5.184680e-04  35.5%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.132126e-03 3.260567e-04 4.133911e-07 1.458596e-03 100.0%
                            77.6%        22.4%         0.0%
%OL_METRIC_F power__internal__total 0.0011321255005896091
%OL_METRIC_F power__switching__total 0.0003260566736571491
%OL_METRIC_F power__leakage__total 4.133911488679587e-7
%OL_METRIC_F power__total 0.0014585956232622266

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ss_125C_4v50 -0.10382804632161452
======================= max_ss_125C_4v50 Corner ===================================

Clock clk
0.971708 source latency _225_/CLK ^
-0.975536 target latency _223_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.103828 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ss_125C_4v50 0.10390109899870092
======================= max_ss_125C_4v50 Corner ===================================

Clock clk
0.975536 source latency _223_/CLK ^
-0.971635 target latency _265_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.103901 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ss_125C_4v50 2.1585558396122924
max_ss_125C_4v50: 2.1585558396122924
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ss_125C_4v50 13.622383606712809
max_ss_125C_4v50: 13.622383606712809
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ss_125C_4v50 0
max_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ss_125C_4v50 0.0
max_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ss_125C_4v50 2.158556
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ss_125C_4v50 13.622384
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.971635         network latency _265_/CLK
        4.910870 network latency _261_/CLK
---------------
0.971635 4.910870 latency
        3.939235 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
3.170982         network latency _233_/CLK
        4.293731 network latency _261_/CLK
---------------
3.170982 4.293731 latency
        1.122748 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.899309         network latency _265_/CLK
        0.903516 network latency _223_/CLK
---------------
0.899309 0.903516 latency
        0.004206 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 6.38 fmax = 156.80
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ss_125C_4v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/54-openroad-stapostpnr/max_ss_125C_4v50/tiny_tonegen__max_ss_125C_4v50.lib…
