<stg><name>recv_data_burst_Pipeline_VITIS_LOOP_39_1</name>


<trans_list>

<trans id="297" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reg_id = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_id"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:4 %sext_ln39_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln39

]]></Node>
<StgValue><ssdm name="sext_ln39_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="61">
<![CDATA[
newFuncRoot:5 %sext_ln39_cast = sext i61 %sext_ln39_read

]]></Node>
<StgValue><ssdm name="sext_ln39_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_20, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_0, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i14 0, i14 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i32 0, i32 %j_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i32 0, i32 %reg_id

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i32 0, i32 %i_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:27 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body:2 %idx_2 = load i14 %idx

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body:4 %icmp_ln39 = icmp_eq  i14 %idx_2, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body:6 %add_ln39 = add i14 %idx_2, i14 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:7 %br_ln39 = br i1 %icmp_ln39, void %for.body.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2084.exit_ifconv:11 %store_ln39 = store i14 %add_ln39, i14 %idx

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %reg_id_5 = load i32 %reg_id

]]></Node>
<StgValue><ssdm name="reg_id_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %j_5 = load i32 %j_3

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body:3 %data_addr = getelementptr i64 %data, i64 %sext_ln39_cast

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:0 %i_4_load = load i32 %i_4

]]></Node>
<StgValue><ssdm name="i_4_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="32">
<![CDATA[
for.body.split:1 %trunc_ln39 = trunc i32 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:4 %val_V = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data_addr

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32">
<![CDATA[
for.body.split:5 %trunc_ln11 = trunc i32 %i_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32">
<![CDATA[
for.body.split:7 %trunc_ln11_2 = trunc i32 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln11_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
for.body.split:9 %trunc_ln16 = trunc i64 %val_V

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="32">
<![CDATA[
for.body.split:29 %trunc_ln46 = trunc i32 %reg_id_5

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:30 %trunc_ln16_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln16_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:35 %trunc_ln16_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln16_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:40 %trunc_ln16_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln16_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.body.split:45 %switch_ln46 = switch i3 %trunc_ln46, void %arrayidx531.case.7, i3 0, void %arrayidx531.case.0, i3 1, void %arrayidx531.case.1, i3 2, void %arrayidx531.case.2, i3 3, void %arrayidx531.case.3, i3 4, void %arrayidx531.case.4, i3 5, void %arrayidx531.case.5, i3 6, void %arrayidx531.case.6

]]></Node>
<StgValue><ssdm name="switch_ln46"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx531.case.6:0 %br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.027, void %arrayidx531.case.128

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1042.case.6:4 %br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1124, void %arrayidx2084.case.0123

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.exit122:0 %br_ln49 = br void %arrayidx2084.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx531.case.5:0 %br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.023, void %arrayidx531.case.124

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1042.case.5:4 %br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1120, void %arrayidx2084.case.0119

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.exit118:0 %br_ln49 = br void %arrayidx2084.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx531.case.4:0 %br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.019, void %arrayidx531.case.120

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1042.case.4:4 %br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1116, void %arrayidx2084.case.0115

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.exit114:0 %br_ln49 = br void %arrayidx2084.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx531.case.3:0 %br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.015, void %arrayidx531.case.116

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1042.case.3:4 %br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1112, void %arrayidx2084.case.0111

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.exit110:0 %br_ln49 = br void %arrayidx2084.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx531.case.2:0 %br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.011, void %arrayidx531.case.112

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1042.case.2:4 %br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1108, void %arrayidx2084.case.0107

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.exit106:0 %br_ln49 = br void %arrayidx2084.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx531.case.1:0 %br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.07, void %arrayidx531.case.18

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1042.case.1:4 %br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1104, void %arrayidx2084.case.0103

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.exit102:0 %br_ln49 = br void %arrayidx2084.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx531.case.0:0 %br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.03, void %arrayidx531.case.14

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1042.case.0:4 %br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1100, void %arrayidx2084.case.099

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.exit98:0 %br_ln49 = br void %arrayidx2084.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx531.case.7:0 %br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.031, void %arrayidx531.case.132

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1042.case.7:4 %br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1128, void %arrayidx2084.case.0127

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.exit126:0 %br_ln49 = br void %arrayidx2084.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx2084.exit_ifconv:0 %i_4_load_1 = load i32 %i_4

]]></Node>
<StgValue><ssdm name="i_4_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:1 %j = add i32 %j_5, i32 4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:2 %icmp_ln62 = icmp_eq  i32 %j, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:3 %i = add i32 %i_4_load_1, i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:4 %icmp_ln65 = icmp_eq  i32 %i, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:5 %add_ln67 = add i32 %reg_id_5, i32 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:6 %i_5 = select i1 %icmp_ln65, i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:7 %reg_id_6 = select i1 %icmp_ln65, i32 %add_ln67, i32 %reg_id_5

]]></Node>
<StgValue><ssdm name="reg_id_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:8 %i_6 = select i1 %icmp_ln62, i32 %i_5, i32 %i_4_load_1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:9 %reg_id_7 = select i1 %icmp_ln62, i32 %reg_id_6, i32 %reg_id_5

]]></Node>
<StgValue><ssdm name="reg_id_7"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx2084.exit_ifconv:10 %j_6 = select i1 %icmp_ln62, i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2084.exit_ifconv:12 %store_ln39 = store i32 %j_6, i32 %j_3

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2084.exit_ifconv:13 %store_ln39 = store i32 %reg_id_7, i32 %reg_id

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx2084.exit_ifconv:14 %store_ln39 = store i32 %i_6, i32 %i_4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.exit_ifconv:15 %br_ln39 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:2 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:3 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.body.split:6 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln11, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split:8 %addr = add i12 %shl_ln, i12 %trunc_ln39

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
for.body.split:10 %bitcast_ln16 = bitcast i16 %trunc_ln16

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:11 %lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %addr, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="11">
<![CDATA[
for.body.split:12 %zext_ln46 = zext i11 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:13 %reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:14 %reg_file_0_1_addr = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_0_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:15 %reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_1_0_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:16 %reg_file_1_1_addr = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_1_1_addr"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:17 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:18 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:19 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:20 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:21 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:22 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:23 %reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:24 %reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:25 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:26 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:27 %reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:28 %reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16">
<![CDATA[
for.body.split:31 %bitcast_ln16_1 = bitcast i16 %trunc_ln16_1

]]></Node>
<StgValue><ssdm name="bitcast_ln16_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split:32 %add_ln47 = add i12 %addr, i12 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:33 %lshr_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln47, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
for.body.split:34 %zext_ln1669 = zext i11 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
for.body.split:36 %bitcast_ln16_2 = bitcast i16 %trunc_ln16_2

]]></Node>
<StgValue><ssdm name="bitcast_ln16_2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split:37 %add_ln48 = add i12 %addr, i12 2

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:38 %lshr_ln5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln48, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="11">
<![CDATA[
for.body.split:39 %zext_ln1669_1 = zext i11 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln1669_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
for.body.split:41 %bitcast_ln16_3 = bitcast i16 %trunc_ln16_3

]]></Node>
<StgValue><ssdm name="bitcast_ln16_3"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body.split:42 %add_ln49 = add i12 %addr, i12 3

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:43 %lshr_ln6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln49, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
for.body.split:44 %zext_ln46_1 = zext i11 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.027:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.027:1 %br_ln46 = br void %arrayidx1042.case.6

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.128:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.128:1 %br_ln46 = br void %arrayidx1042.case.6

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.6:0 %reg_file_6_0_addr_4 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.6:1 %reg_file_6_1_addr_4 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.6:2 %reg_file_6_0_addr_5 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr_5"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.6:3 %reg_file_6_1_addr_5 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr_5"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1124:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_6_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1124:1 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_6_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1124:2 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_6_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.1124:3 %br_ln49 = br void %arrayidx2084.exit122

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0123:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_6_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0123:1 %reg_file_6_1_addr_6 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr_6"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0123:2 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_6_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0123:3 %reg_file_6_0_addr_6 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr_6"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0123:4 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_6_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.0123:5 %br_ln49 = br void %arrayidx2084.exit122

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.023:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.023:1 %br_ln46 = br void %arrayidx1042.case.5

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.124:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.124:1 %br_ln46 = br void %arrayidx1042.case.5

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.5:0 %reg_file_5_0_addr_4 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr_4"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.5:1 %reg_file_5_1_addr_4 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.5:2 %reg_file_5_0_addr_5 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr_5"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.5:3 %reg_file_5_1_addr_5 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr_5"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1120:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_5_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1120:1 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_5_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1120:2 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_5_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.1120:3 %br_ln49 = br void %arrayidx2084.exit118

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0119:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_5_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0119:1 %reg_file_5_1_addr_6 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr_6"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0119:2 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_5_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0119:3 %reg_file_5_0_addr_6 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr_6"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0119:4 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_5_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.0119:5 %br_ln49 = br void %arrayidx2084.exit118

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.019:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.019:1 %br_ln46 = br void %arrayidx1042.case.4

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.120:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.120:1 %br_ln46 = br void %arrayidx1042.case.4

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.4:0 %reg_file_4_0_addr_4 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr_4"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.4:1 %reg_file_4_1_addr_4 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr_4"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.4:2 %reg_file_4_0_addr_5 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr_5"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.4:3 %reg_file_4_1_addr_5 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr_5"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1116:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_4_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1116:1 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_4_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1116:2 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_4_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.1116:3 %br_ln49 = br void %arrayidx2084.exit114

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0115:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_4_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0115:1 %reg_file_4_1_addr_6 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr_6"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0115:2 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_4_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0115:3 %reg_file_4_0_addr_6 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr_6"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0115:4 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_4_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.0115:5 %br_ln49 = br void %arrayidx2084.exit114

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.015:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.015:1 %br_ln46 = br void %arrayidx1042.case.3

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.116:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.116:1 %br_ln46 = br void %arrayidx1042.case.3

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.3:0 %reg_file_3_0_addr_4 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr_4"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.3:1 %reg_file_3_1_addr_4 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr_4"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.3:2 %reg_file_3_0_addr_5 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr_5"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.3:3 %reg_file_3_1_addr_5 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr_5"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1112:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_3_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1112:1 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_3_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1112:2 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_3_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.1112:3 %br_ln49 = br void %arrayidx2084.exit110

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0111:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_3_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0111:1 %reg_file_3_1_addr_6 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr_6"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0111:2 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_3_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0111:3 %reg_file_3_0_addr_6 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr_6"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0111:4 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_3_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.0111:5 %br_ln49 = br void %arrayidx2084.exit110

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.011:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.011:1 %br_ln46 = br void %arrayidx1042.case.2

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.112:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.112:1 %br_ln46 = br void %arrayidx1042.case.2

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.2:0 %reg_file_2_0_addr_4 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_4"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.2:1 %reg_file_2_1_addr_4 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_4"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.2:2 %reg_file_2_0_addr_5 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_5"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.2:3 %reg_file_2_1_addr_5 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_5"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1108:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_2_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1108:1 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_2_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1108:2 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_2_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.1108:3 %br_ln49 = br void %arrayidx2084.exit106

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0107:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_2_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0107:1 %reg_file_2_1_addr_6 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_6"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0107:2 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_2_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0107:3 %reg_file_2_0_addr_6 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_6"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0107:4 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_2_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.0107:5 %br_ln49 = br void %arrayidx2084.exit106

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.07:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.07:1 %br_ln46 = br void %arrayidx1042.case.1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.18:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.18:1 %br_ln46 = br void %arrayidx1042.case.1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.1:0 %reg_file_1_0_addr_4 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_1_0_addr_4"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.1:1 %reg_file_1_1_addr_4 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_1_1_addr_4"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.1:2 %reg_file_1_0_addr_5 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_1_0_addr_5"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.1:3 %reg_file_1_1_addr_5 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_1_1_addr_5"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1104:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_1_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1104:1 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_1_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1104:2 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_1_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.1104:3 %br_ln49 = br void %arrayidx2084.exit102

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0103:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_1_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0103:1 %reg_file_1_1_addr_6 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_1_1_addr_6"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0103:2 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_1_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0103:3 %reg_file_1_0_addr_6 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_1_0_addr_6"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0103:4 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_1_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.0103:5 %br_ln49 = br void %arrayidx2084.exit102

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.03:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.03:1 %br_ln46 = br void %arrayidx1042.case.0

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.14:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.14:1 %br_ln46 = br void %arrayidx1042.case.0

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.0:0 %reg_file_0_0_addr_4 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr_4"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.0:1 %reg_file_0_1_addr_4 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_0_1_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.0:2 %reg_file_0_0_addr_5 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr_5"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.0:3 %reg_file_0_1_addr_5 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_0_1_addr_5"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1100:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_0_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1100:1 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_0_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1100:2 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_0_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.1100:3 %br_ln49 = br void %arrayidx2084.exit98

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.099:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_0_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.099:1 %reg_file_0_1_addr_6 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_0_1_addr_6"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.099:2 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_0_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.099:3 %reg_file_0_0_addr_6 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr_6"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.099:4 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_0_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.099:5 %br_ln49 = br void %arrayidx2084.exit98

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.031:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.031:1 %br_ln46 = br void %arrayidx1042.case.7

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx531.case.132:0 %store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
arrayidx531.case.132:1 %br_ln46 = br void %arrayidx1042.case.7

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.7:0 %reg_file_7_0_addr_4 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_4"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.7:1 %reg_file_7_1_addr_4 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln1669

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_4"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.7:2 %reg_file_7_0_addr_5 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_5"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1042.case.7:3 %reg_file_7_1_addr_5 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_5"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1128:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_7_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1128:1 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_7_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.1128:2 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_7_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.1128:3 %br_ln49 = br void %arrayidx2084.exit126

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0127:0 %store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_7_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0127:1 %reg_file_7_1_addr_6 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln1669_1

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr_6"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0127:2 %store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_7_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2084.case.0127:3 %reg_file_7_0_addr_6 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr_6"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2084.case.0127:4 %store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_7_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
<literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2084.case.0127:5 %br_ln49 = br void %arrayidx2084.exit126

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
