{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3477, "design__instance__area": 24672.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008355247788131237, "power__switching__total": 0.009896465577185154, "power__leakage__total": 2.8752515035534998e-08, "power__total": 0.01825174130499363, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.033936, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.033936, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.322427, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.06882, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.322427, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.06882, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 11, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.058213, "clock__skew__worst_setup": 0.024007, "timing__hold__ws": 0.099887, "timing__setup__ws": -7.185685, "timing__hold__tns": 0.0, "timing__setup__tns": -290.728973, "timing__hold__wns": 0.0, "timing__setup__wns": -7.185685, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.113604, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 209, "timing__setup_r2r__ws": -7.185685, "timing__setup_r2r_vio__count": 209, "design__die__bbox": "0.0 0.0 224.665 235.385", "design__core__bbox": "5.52 10.88 218.96 223.04", "design__io": 262, "design__die__area": 52882.8, "design__core__area": 45283.4, "design__instance__count__stdcell": 3477, "design__instance__area__stdcell": 24672.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.544844, "design__instance__utilization__stdcell": 0.544844, "floorplan__design__io": 260, "design__io__hpwl": 22056692, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 63906.5, "design__violations": 0, "design__instance__count__setup_buffer": 29, "design__instance__count__hold_buffer": 217, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "route__net": 3032, "route__net__special": 2, "route__drc_errors__iter:1": 1638, "route__wirelength__iter:1": 69768, "route__drc_errors__iter:2": 1041, "route__wirelength__iter:2": 69373, "route__drc_errors__iter:3": 898, "route__wirelength__iter:3": 69164, "route__drc_errors__iter:4": 98, "route__wirelength__iter:4": 69087, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 69062, "route__drc_errors": 0, "route__wirelength": 69062, "route__vias": 18336, "route__vias__singlecut": 18336, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 533.66, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.053927, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.053927, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.909897, "timing__setup__ws__corner:nom_ss_100C_1v60": -6.983394, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -277.286957, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -6.983394, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.909897, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 70, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -6.983394, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 70, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.025703, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.025703, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.103773, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.33962, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116804, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.33962, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.03153, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.03153, "timing__hold__ws__corner:min_tt_025C_1v80": 0.317369, "timing__setup__ws__corner:min_tt_025C_1v80": 1.16318, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.317369, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.16318, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 2, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.050629, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.050629, "timing__hold__ws__corner:min_ss_100C_1v60": 0.900216, "timing__setup__ws__corner:min_ss_100C_1v60": -6.792192, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -265.297455, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -6.792192, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.900216, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 68, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -6.792192, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 68, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.024007, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.024007, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.110014, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.405485, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113604, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.405485, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.036655, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.036655, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32771, "timing__setup__ws__corner:max_tt_025C_1v80": 0.970742, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.32771, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 0.970742, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.058213, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.058213, "timing__hold__ws__corner:max_ss_100C_1v60": 0.919874, "timing__setup__ws__corner:max_ss_100C_1v60": -7.185685, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -290.728973, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -7.185685, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.919874, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 71, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -7.185685, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 71, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.027807, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.027807, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.099887, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.264544, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119456, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.264544, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79576, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000945253, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00423746, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00389954, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000927094, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00389954, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000945, "ir__drop__worst": 0.00424, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}