Timing Violation Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Mon Sep 23 18:27:07 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_pchg_req_reg[2]:D
  Delay (ns):              3.356
  Slack (ns):              2.561
  Arrival (ns):            9.818
  Required (ns):          12.379

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_pchg_req_reg[0]:D
  Delay (ns):              3.355
  Slack (ns):              2.562
  Arrival (ns):            9.817
  Required (ns):          12.379

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_pchg_req_reg[1]:D
  Delay (ns):              3.355
  Slack (ns):              2.562
  Arrival (ns):            9.817
  Required (ns):          12.379

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_pchg_req_reg[3]:D
  Delay (ns):              3.344
  Slack (ns):              2.573
  Arrival (ns):            9.806
  Required (ns):          12.379

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[13]:D
  Delay (ns):              3.350
  Slack (ns):              2.597
  Arrival (ns):            9.806
  Required (ns):          12.403

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/wr_sel_reg:D
  Delay (ns):              3.297
  Slack (ns):              2.620
  Arrival (ns):            9.759
  Required (ns):          12.379

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              3.152
  Slack (ns):              2.620
  Arrival (ns):            9.612
  Required (ns):          12.232

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[13]:D
  Delay (ns):              3.331
  Slack (ns):              2.620
  Arrival (ns):            9.783
  Required (ns):          12.403

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              3.138
  Slack (ns):              2.634
  Arrival (ns):            9.598
  Required (ns):          12.232

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.278
  Slack (ns):              2.636
  Arrival (ns):            9.739
  Required (ns):          12.375

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[13]:D
  Delay (ns):              3.315
  Slack (ns):              2.636
  Arrival (ns):            9.767
  Required (ns):          12.403

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.278
  Slack (ns):              2.637
  Arrival (ns):            9.739
  Required (ns):          12.376

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[3]:SLn
  Delay (ns):              3.278
  Slack (ns):              2.637
  Arrival (ns):            9.739
  Required (ns):          12.376

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[6]:SLn
  Delay (ns):              3.275
  Slack (ns):              2.639
  Arrival (ns):            9.736
  Required (ns):          12.375

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              3.134
  Slack (ns):              2.640
  Arrival (ns):            9.592
  Required (ns):          12.232

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[0]:SLn
  Delay (ns):              3.275
  Slack (ns):              2.640
  Arrival (ns):            9.736
  Required (ns):          12.376

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[4]:SLn
  Delay (ns):              3.275
  Slack (ns):              2.640
  Arrival (ns):            9.736
  Required (ns):          12.376

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              3.125
  Slack (ns):              2.647
  Arrival (ns):            9.585
  Required (ns):          12.232

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_pchg_req_reg[2]:D
  Delay (ns):              3.261
  Slack (ns):              2.656
  Arrival (ns):            9.723
  Required (ns):          12.379

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_pchg_req_reg[0]:D
  Delay (ns):              3.260
  Slack (ns):              2.657
  Arrival (ns):            9.722
  Required (ns):          12.379

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_pchg_req_reg[1]:D
  Delay (ns):              3.260
  Slack (ns):              2.657
  Arrival (ns):            9.722
  Required (ns):          12.379

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.197
  Slack (ns):              2.666
  Arrival (ns):            9.644
  Required (ns):          12.310

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.197
  Slack (ns):              2.666
  Arrival (ns):            9.644
  Required (ns):          12.310

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_pchg_req_reg[3]:D
  Delay (ns):              3.249
  Slack (ns):              2.668
  Arrival (ns):            9.711
  Required (ns):          12.379

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[13]:D
  Delay (ns):              3.280
  Slack (ns):              2.670
  Arrival (ns):            9.733
  Required (ns):          12.403

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[13]:D
  Delay (ns):              3.278
  Slack (ns):              2.673
  Arrival (ns):            9.730
  Required (ns):          12.403

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:EN
  Delay (ns):              3.106
  Slack (ns):              2.688
  Arrival (ns):            9.551
  Required (ns):          12.239

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[17]:D
  Delay (ns):              3.265
  Slack (ns):              2.690
  Arrival (ns):            9.721
  Required (ns):          12.411

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.157
  Slack (ns):              2.701
  Arrival (ns):            9.609
  Required (ns):          12.310

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_req_reg[1]:D
  Delay (ns):              3.206
  Slack (ns):              2.711
  Arrival (ns):            9.668
  Required (ns):          12.379

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[17]:D
  Delay (ns):              3.246
  Slack (ns):              2.713
  Arrival (ns):            9.698
  Required (ns):          12.411

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              3.058
  Slack (ns):              2.714
  Arrival (ns):            9.518
  Required (ns):          12.232

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[16]:D
  Delay (ns):              3.233
  Slack (ns):              2.714
  Arrival (ns):            9.689
  Required (ns):          12.403

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_req_reg[2]:D
  Delay (ns):              3.202
  Slack (ns):              2.715
  Arrival (ns):            9.664
  Required (ns):          12.379

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/wr_sel_reg:D
  Delay (ns):              3.202
  Slack (ns):              2.715
  Arrival (ns):            9.664
  Required (ns):          12.379

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              3.049
  Slack (ns):              2.723
  Arrival (ns):            9.509
  Required (ns):          12.232

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_req_reg[0]:D
  Delay (ns):              3.193
  Slack (ns):              2.724
  Arrival (ns):            9.655
  Required (ns):          12.379

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.128
  Slack (ns):              2.726
  Arrival (ns):            9.584
  Required (ns):          12.310

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[13]:D
  Delay (ns):              3.221
  Slack (ns):              2.726
  Arrival (ns):            9.677
  Required (ns):          12.403

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[17]:D
  Delay (ns):              3.230
  Slack (ns):              2.729
  Arrival (ns):            9.682
  Required (ns):          12.411

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.189
  Slack (ns):              2.731
  Arrival (ns):            9.644
  Required (ns):          12.375

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.189
  Slack (ns):              2.732
  Arrival (ns):            9.644
  Required (ns):          12.376

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[3]:SLn
  Delay (ns):              3.189
  Slack (ns):              2.732
  Arrival (ns):            9.644
  Required (ns):          12.376

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[6]:SLn
  Delay (ns):              3.186
  Slack (ns):              2.734
  Arrival (ns):            9.641
  Required (ns):          12.375

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              3.039
  Slack (ns):              2.735
  Arrival (ns):            9.497
  Required (ns):          12.232

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[0]:SLn
  Delay (ns):              3.186
  Slack (ns):              2.735
  Arrival (ns):            9.641
  Required (ns):          12.376

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[4]:SLn
  Delay (ns):              3.186
  Slack (ns):              2.735
  Arrival (ns):            9.641
  Required (ns):          12.376

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[16]:D
  Delay (ns):              3.214
  Slack (ns):              2.737
  Arrival (ns):            9.666
  Required (ns):          12.403

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              3.034
  Slack (ns):              2.740
  Arrival (ns):            9.492
  Required (ns):          12.232

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.170
  Slack (ns):              2.744
  Arrival (ns):            9.631
  Required (ns):          12.375

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.170
  Slack (ns):              2.745
  Arrival (ns):            9.631
  Required (ns):          12.376

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[3]:SLn
  Delay (ns):              3.170
  Slack (ns):              2.745
  Arrival (ns):            9.631
  Required (ns):          12.376

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[6]:SLn
  Delay (ns):              3.167
  Slack (ns):              2.747
  Arrival (ns):            9.628
  Required (ns):          12.375

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[0]:SLn
  Delay (ns):              3.167
  Slack (ns):              2.748
  Arrival (ns):            9.628
  Required (ns):          12.376

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[4]:SLn
  Delay (ns):              3.167
  Slack (ns):              2.748
  Arrival (ns):            9.628
  Required (ns):          12.376

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.124
  Slack (ns):              2.751
  Arrival (ns):            9.571
  Required (ns):          12.322

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[4]:D
  Delay (ns):              3.206
  Slack (ns):              2.751
  Arrival (ns):            9.649
  Required (ns):          12.400

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[16]:D
  Delay (ns):              3.198
  Slack (ns):              2.753
  Arrival (ns):            9.650
  Required (ns):          12.403

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              3.020
  Slack (ns):              2.756
  Arrival (ns):            9.476
  Required (ns):          12.232

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[2]:D
  Delay (ns):              3.200
  Slack (ns):              2.757
  Arrival (ns):            9.643
  Required (ns):          12.400

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2_exp:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[13]:D
  Delay (ns):              3.234
  Slack (ns):              2.758
  Arrival (ns):            9.699
  Required (ns):          12.457

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[17]:D
  Delay (ns):              3.195
  Slack (ns):              2.763
  Arrival (ns):            9.648
  Required (ns):          12.411

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[17]:D
  Delay (ns):              3.193
  Slack (ns):              2.766
  Arrival (ns):            9.645
  Required (ns):          12.411

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/full[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[4]:D
  Delay (ns):              3.192
  Slack (ns):              2.768
  Arrival (ns):            9.632
  Required (ns):          12.400

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/baaddr_in_reg[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_req_reg[3]:D
  Delay (ns):              3.145
  Slack (ns):              2.772
  Arrival (ns):            9.607
  Required (ns):          12.379

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/full[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[2]:D
  Delay (ns):              3.186
  Slack (ns):              2.774
  Arrival (ns):            9.626
  Required (ns):          12.400

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.083
  Slack (ns):              2.775
  Arrival (ns):            9.535
  Required (ns):          12.310

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_load_sel[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_r_req:EN
  Delay (ns):              2.995
  Slack (ns):              2.776
  Arrival (ns):            9.456
  Required (ns):          12.232

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.179
  Slack (ns):              2.784
  Arrival (ns):            9.626
  Required (ns):          12.410

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.179
  Slack (ns):              2.784
  Arrival (ns):            9.626
  Required (ns):          12.410

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/coladdr_in_reg[4]:EN
  Delay (ns):              3.041
  Slack (ns):              2.785
  Arrival (ns):            9.486
  Required (ns):          12.271

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/coladdr_in_reg[10]:EN
  Delay (ns):              3.040
  Slack (ns):              2.786
  Arrival (ns):            9.485
  Required (ns):          12.271

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/coladdr_in_reg[3]:EN
  Delay (ns):              3.040
  Slack (ns):              2.786
  Arrival (ns):            9.485
  Required (ns):          12.271

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/coladdr_in_reg[6]:EN
  Delay (ns):              3.041
  Slack (ns):              2.786
  Arrival (ns):            9.486
  Required (ns):          12.272

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_217/MSC_i_218/MSC_i_219/gen_sc_level.ram_rd_valid_int:D
  Delay (ns):              3.117
  Slack (ns):              2.786
  Arrival (ns):            9.562
  Required (ns):          12.348

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/raddr_int[6]:D
  Delay (ns):              3.090
  Slack (ns):              2.787
  Arrival (ns):            9.569
  Required (ns):          12.356

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[16]:D
  Delay (ns):              3.163
  Slack (ns):              2.787
  Arrival (ns):            9.616
  Required (ns):          12.403

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[3]:D
  Delay (ns):              3.148
  Slack (ns):              2.787
  Arrival (ns):            9.591
  Required (ns):          12.378

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.172
  Slack (ns):              2.790
  Arrival (ns):            9.619
  Required (ns):          12.409

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.172
  Slack (ns):              2.790
  Arrival (ns):            9.619
  Required (ns):          12.409

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[19]:D
  Delay (ns):              3.157
  Slack (ns):              2.790
  Arrival (ns):            9.613
  Required (ns):          12.403

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[16]:D
  Delay (ns):              3.161
  Slack (ns):              2.790
  Arrival (ns):            9.613
  Required (ns):          12.403

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/raddr_int[20]:D
  Delay (ns):              3.086
  Slack (ns):              2.791
  Arrival (ns):            9.565
  Required (ns):          12.356

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:EN
  Delay (ns):              3.018
  Slack (ns):              2.792
  Arrival (ns):            9.497
  Required (ns):          12.289

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.169
  Slack (ns):              2.794
  Arrival (ns):            9.616
  Required (ns):          12.410

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.169
  Slack (ns):              2.794
  Arrival (ns):            9.616
  Required (ns):          12.410

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[1]:SLn
  Delay (ns):              3.039
  Slack (ns):              2.795
  Arrival (ns):            9.515
  Required (ns):          12.310

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_106/wr_ready:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/gen_dc_level.ram_rd_valid_int:D
  Delay (ns):              3.118
  Slack (ns):              2.795
  Arrival (ns):            9.549
  Required (ns):          12.344

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.166
  Slack (ns):              2.796
  Arrival (ns):            9.613
  Required (ns):          12.409

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.166
  Slack (ns):              2.796
  Arrival (ns):            9.613
  Required (ns):          12.409

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/raddr_int[29]:D
  Delay (ns):              3.086
  Slack (ns):              2.798
  Arrival (ns):            9.565
  Required (ns):          12.363

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[4]:EN
  Delay (ns):              3.011
  Slack (ns):              2.799
  Arrival (ns):            9.458
  Required (ns):          12.257

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/req_count_clr:EN
  Delay (ns):              2.973
  Slack (ns):              2.800
  Arrival (ns):            9.433
  Required (ns):          12.233

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rowaddr_in_reg[1]:EN
  Delay (ns):              3.019
  Slack (ns):              2.803
  Arrival (ns):            9.464
  Required (ns):          12.267

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rowaddr_in_reg[2]:EN
  Delay (ns):              3.019
  Slack (ns):              2.803
  Arrival (ns):            9.464
  Required (ns):          12.267

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rowaddr_in_reg[3]:EN
  Delay (ns):              3.019
  Slack (ns):              2.803
  Arrival (ns):            9.464
  Required (ns):          12.267

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/coladdr_in_reg[8]:EN
  Delay (ns):              3.023
  Slack (ns):              2.803
  Arrival (ns):            9.468
  Required (ns):          12.271

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/coladdr_in_reg[9]:EN
  Delay (ns):              3.023
  Slack (ns):              2.803
  Arrival (ns):            9.468
  Required (ns):          12.271

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rowaddr_in_reg[9]:EN
  Delay (ns):              3.018
  Slack (ns):              2.804
  Arrival (ns):            9.463
  Required (ns):          12.267

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/full[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[3]:D
  Delay (ns):              3.134
  Slack (ns):              2.804
  Arrival (ns):            9.574
  Required (ns):          12.378

