-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.1
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sha512_update_32_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    md_length_read : IN STD_LOGIC_VECTOR (63 downto 0);
    md_state_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    md_state_ce0 : OUT STD_LOGIC;
    md_state_we0 : OUT STD_LOGIC;
    md_state_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    md_state_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    md_curlen_read : IN STD_LOGIC_VECTOR (63 downto 0);
    md_buf_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    md_buf_ce0 : OUT STD_LOGIC;
    md_buf_we0 : OUT STD_LOGIC;
    md_buf_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    md_buf_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    in_r_ce0 : OUT STD_LOGIC;
    in_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_offset : IN STD_LOGIC_VECTOR (6 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of sha512_update_32_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv64_20 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv64_400 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000";
    constant ap_const_lv64_80 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000";
    constant ap_const_lv64_FFFFFFFFFFFFFF80 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111110000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv57_0 : STD_LOGIC_VECTOR (56 downto 0) := "000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_230_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_212 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal or_cond_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal reg_221 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal temp_index_2_reg_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal temp_index_3_reg_259 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_304_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal inlen_2_reg_296 : STD_LOGIC_VECTOR (63 downto 0);
    signal in_offset_cast1_fu_398_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal in_offset_cast1_reg_526 : STD_LOGIC_VECTOR (63 downto 0);
    signal in_offset_cast_fu_402_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_offset_cast_reg_564 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inlen_load_reg_569 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal md_length_load_reg_578 : STD_LOGIC_VECTOR (63 downto 0);
    signal md_curlen_load_reg_584 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_596 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal or_cond_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_fu_451_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_reg_610 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_12_fu_458_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_12_reg_617 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_462_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_466_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_15_reg_630 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_s_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_489_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_reg_647 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_494_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_reg_660 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_buf_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_buf_ce0 : STD_LOGIC;
    signal temp_buf_we0 : STD_LOGIC;
    signal temp_buf_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_buf_ce1 : STD_LOGIC;
    signal temp_buf_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha512_compress_32_fu_351_ap_start : STD_LOGIC;
    signal grp_sha512_compress_32_fu_351_ap_done : STD_LOGIC;
    signal grp_sha512_compress_32_fu_351_ap_idle : STD_LOGIC;
    signal grp_sha512_compress_32_fu_351_ap_ready : STD_LOGIC;
    signal grp_sha512_compress_32_fu_351_md_state_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha512_compress_32_fu_351_md_state_ce0 : STD_LOGIC;
    signal grp_sha512_compress_32_fu_351_md_state_we0 : STD_LOGIC;
    signal grp_sha512_compress_32_fu_351_md_state_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sha512_compress_32_fu_351_buf_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_sha512_compress_32_fu_351_buf_r_ce0 : STD_LOGIC;
    signal grp_sha512_compress_128_fu_363_ap_start : STD_LOGIC;
    signal grp_sha512_compress_128_fu_363_ap_done : STD_LOGIC;
    signal grp_sha512_compress_128_fu_363_ap_idle : STD_LOGIC;
    signal grp_sha512_compress_128_fu_363_ap_ready : STD_LOGIC;
    signal grp_sha512_compress_128_fu_363_md_state_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha512_compress_128_fu_363_md_state_ce0 : STD_LOGIC;
    signal grp_sha512_compress_128_fu_363_md_state_we0 : STD_LOGIC;
    signal grp_sha512_compress_128_fu_363_md_state_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sha512_compress_128_fu_363_buf_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sha512_compress_128_fu_363_buf_r_ce0 : STD_LOGIC;
    signal grp_sha512_compress_128_fu_363_buf_r_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sha512_compress_128_fu_363_buf_r_ce1 : STD_LOGIC;
    signal i_reg_179 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal temp_index_reg_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal temp_index_1_reg_201 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_reg_grp_sha512_compress_32_fu_351_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_reg_grp_sha512_compress_128_fu_363_ap_start : STD_LOGIC := '0';
    signal sum2_cast_fu_474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_cast_fu_479_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_01_idx_fu_84 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal inlen_fu_88 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal md_length_fu_92 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal md_curlen_fu_96 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_230_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_230_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_469_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_304_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_330_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_436_p4 : STD_LOGIC_VECTOR (56 downto 0);
    signal icmp_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum2_cast_fu_474_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_cast_fu_479_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_return_0_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);

    component sha512_compress_32 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        md_state_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        md_state_ce0 : OUT STD_LOGIC;
        md_state_we0 : OUT STD_LOGIC;
        md_state_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        md_state_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        buf_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sum : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sha512_compress_128 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        md_state_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        md_state_ce0 : OUT STD_LOGIC;
        md_state_we0 : OUT STD_LOGIC;
        md_state_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        md_state_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        buf_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sha512_update_32_hbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    temp_buf_U : component sha512_update_32_hbi
    generic map (
        DataWidth => 8,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_buf_address0,
        ce0 => temp_buf_ce0,
        we0 => temp_buf_we0,
        d0 => md_buf_q0,
        q0 => temp_buf_q0,
        address1 => grp_sha512_compress_128_fu_363_buf_r_address1,
        ce1 => temp_buf_ce1,
        q1 => temp_buf_q1);

    grp_sha512_compress_32_fu_351 : component sha512_compress_32
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha512_compress_32_fu_351_ap_start,
        ap_done => grp_sha512_compress_32_fu_351_ap_done,
        ap_idle => grp_sha512_compress_32_fu_351_ap_idle,
        ap_ready => grp_sha512_compress_32_fu_351_ap_ready,
        md_state_address0 => grp_sha512_compress_32_fu_351_md_state_address0,
        md_state_ce0 => grp_sha512_compress_32_fu_351_md_state_ce0,
        md_state_we0 => grp_sha512_compress_32_fu_351_md_state_we0,
        md_state_d0 => grp_sha512_compress_32_fu_351_md_state_d0,
        md_state_q0 => md_state_q0,
        buf_r_address0 => grp_sha512_compress_32_fu_351_buf_r_address0,
        buf_r_ce0 => grp_sha512_compress_32_fu_351_buf_r_ce0,
        buf_r_q0 => in_r_q0,
        sum => reg_212);

    grp_sha512_compress_128_fu_363 : component sha512_compress_128
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha512_compress_128_fu_363_ap_start,
        ap_done => grp_sha512_compress_128_fu_363_ap_done,
        ap_idle => grp_sha512_compress_128_fu_363_ap_idle,
        ap_ready => grp_sha512_compress_128_fu_363_ap_ready,
        md_state_address0 => grp_sha512_compress_128_fu_363_md_state_address0,
        md_state_ce0 => grp_sha512_compress_128_fu_363_md_state_ce0,
        md_state_we0 => grp_sha512_compress_128_fu_363_md_state_we0,
        md_state_d0 => grp_sha512_compress_128_fu_363_md_state_d0,
        md_state_q0 => md_state_q0,
        buf_r_address0 => grp_sha512_compress_128_fu_363_buf_r_address0,
        buf_r_ce0 => grp_sha512_compress_128_fu_363_buf_r_ce0,
        buf_r_q0 => temp_buf_q0,
        buf_r_address1 => grp_sha512_compress_128_fu_363_buf_r_address1,
        buf_r_ce1 => grp_sha512_compress_128_fu_363_buf_r_ce1,
        buf_r_q1 => temp_buf_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_sha512_compress_128_fu_363_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_sha512_compress_128_fu_363_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = grp_fu_330_p2))) then 
                    ap_reg_grp_sha512_compress_128_fu_363_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_sha512_compress_128_fu_363_ap_ready)) then 
                    ap_reg_grp_sha512_compress_128_fu_363_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_sha512_compress_32_fu_351_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_sha512_compress_32_fu_351_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (or_cond_fu_446_p2 = ap_const_lv1_1))) then 
                    ap_reg_grp_sha512_compress_32_fu_351_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_sha512_compress_32_fu_351_ap_ready)) then 
                    ap_reg_grp_sha512_compress_32_fu_351_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    ap_return_0_preg <= reg_212;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    ap_return_1_preg <= reg_221;
                end if; 
            end if;
        end if;
    end process;


    i_reg_179_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_reg_179 <= reg_221;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_reg_179 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    inlen_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                inlen_fu_88 <= grp_fu_230_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_1 = grp_fu_330_p2))) then 
                inlen_fu_88 <= inlen_2_reg_296;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_0 = grp_fu_330_p2))) then 
                inlen_fu_88 <= grp_fu_304_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (tmp_fu_324_p2 = ap_const_lv1_0))) then 
                inlen_fu_88 <= ap_const_lv64_20;
            end if; 
        end if;
    end process;

    md_curlen_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_0 = grp_fu_330_p2))) then 
                md_curlen_fu_96 <= reg_212;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state4) and (or_cond_fu_446_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_1 = grp_fu_330_p2)))) then 
                md_curlen_fu_96 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (tmp_fu_324_p2 = ap_const_lv1_0))) then 
                md_curlen_fu_96 <= md_curlen_read;
            end if; 
        end if;
    end process;

    md_length_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_0 = or_cond_reg_601) and (ap_const_lv1_1 = tmp_s_reg_640)) or ((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_sha512_compress_32_fu_351_ap_done = ap_const_logic_1)))) then 
                md_length_fu_92 <= grp_fu_230_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (tmp_fu_324_p2 = ap_const_lv1_0))) then 
                md_length_fu_92 <= md_length_read;
            end if; 
        end if;
    end process;

    p_01_idx_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_1 = grp_fu_330_p2))) then 
                p_01_idx_fu_84 <= reg_212;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_0 = grp_fu_330_p2)) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                p_01_idx_fu_84 <= grp_fu_230_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (tmp_fu_324_p2 = ap_const_lv1_0))) then 
                p_01_idx_fu_84 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = grp_fu_330_p2))) then 
                reg_212 <= md_length_fu_92;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_const_lv1_1 = tmp_fu_324_p2))) then 
                reg_212 <= md_length_read;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state4) and (or_cond_fu_446_p2 = ap_const_lv1_1)) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                reg_212 <= grp_fu_230_p2;
            end if; 
        end if;
    end process;

    reg_221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = grp_fu_330_p2))) then 
                reg_221 <= md_curlen_fu_96;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_const_lv1_1 = tmp_fu_324_p2))) then 
                reg_221 <= md_curlen_read;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                reg_221 <= grp_fu_230_p2;
            end if; 
        end if;
    end process;

    temp_index_1_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_sha512_compress_128_fu_363_ap_done = ap_const_logic_1))) then 
                temp_index_1_reg_201 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                temp_index_1_reg_201 <= temp_index_3_reg_259;
            end if; 
        end if;
    end process;

    temp_index_reg_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_1 = grp_fu_330_p2))) then 
                temp_index_reg_190 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                temp_index_reg_190 <= temp_index_2_reg_256;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    in_offset_cast1_reg_526(6 downto 0) <= in_offset_cast1_fu_398_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (tmp_fu_324_p2 = ap_const_lv1_0))) then
                    in_offset_cast_reg_564(6 downto 0) <= in_offset_cast_fu_402_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                inlen_2_reg_296 <= grp_fu_304_p2;
                tmp_s_reg_640 <= grp_fu_330_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                inlen_load_reg_569 <= inlen_fu_88;
                md_curlen_load_reg_584 <= md_curlen_fu_96;
                md_length_load_reg_578 <= md_length_fu_92;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                n_reg_610 <= n_fu_451_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                or_cond_reg_601 <= or_cond_fu_446_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                temp_index_2_reg_256 <= grp_fu_230_p2(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                temp_index_3_reg_259 <= grp_fu_230_p2(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_0 = grp_fu_330_p2))) then
                    tmp_11_reg_660(7 downto 0) <= tmp_11_fu_494_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_12_reg_617 <= tmp_12_fu_458_p1;
                tmp_13_reg_622 <= tmp_13_fu_462_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                tmp_15_reg_630 <= tmp_15_fu_466_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                tmp_2_reg_596 <= grp_fu_330_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_0 = grp_fu_330_p2))) then
                    tmp_9_reg_647(7 downto 0) <= tmp_9_fu_489_p1(7 downto 0);
            end if;
        end if;
    end process;
    in_offset_cast1_reg_526(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    in_offset_cast_reg_564(7) <= '0';
    tmp_9_reg_647(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    tmp_11_reg_660(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, or_cond_fu_446_p2, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15, tmp_fu_324_p2, ap_CS_fsm_state2, grp_fu_330_p2, grp_sha512_compress_32_fu_351_ap_done, grp_sha512_compress_128_fu_363_ap_done, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (tmp_fu_324_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_const_lv1_1 = tmp_fu_324_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_1 = grp_fu_330_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (or_cond_fu_446_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_1 = grp_fu_330_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_1 = grp_fu_330_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = grp_fu_330_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_sha512_compress_128_fu_363_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_1 = grp_fu_330_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_sha512_compress_32_fu_351_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state21)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(reg_212, ap_CS_fsm_state21, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_return_0 <= reg_212;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(reg_221, ap_CS_fsm_state21, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_return_1 <= reg_221;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    grp_fu_230_p0_assign_proc : process(reg_212, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15, in_offset_cast1_reg_526, inlen_load_reg_569, md_length_load_reg_578, n_reg_610, tmp_13_reg_622, tmp_15_reg_630, ap_CS_fsm_state8, ap_CS_fsm_state9, temp_index_reg_190, temp_index_1_reg_201, ap_CS_fsm_state18, p_01_idx_fu_84, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_230_p0 <= inlen_load_reg_569;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_230_p0 <= p_01_idx_fu_84;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            grp_fu_230_p0 <= md_length_load_reg_578;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_230_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_index_1_reg_201),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_230_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_index_reg_190),64));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_230_p0 <= n_reg_610;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_230_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_630),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_230_p0 <= reg_212;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_230_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_622),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_230_p0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_230_p0 <= in_offset_cast1_reg_526;
        else 
            grp_fu_230_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_230_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15, in_offset_cast_reg_564, md_curlen_load_reg_584, tmp_12_reg_617, ap_CS_fsm_state8, i_reg_179, ap_CS_fsm_state9, ap_CS_fsm_state18, p_01_idx_fu_84, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state17, tmp_14_fu_469_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_230_p1 <= ap_const_lv64_FFFFFFFFFFFFFF80;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_230_p1 <= ap_const_lv64_80;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            grp_fu_230_p1 <= ap_const_lv64_400;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv8_1),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_230_p1 <= md_curlen_load_reg_584;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_617),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_469_p1),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_offset_cast_reg_564),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_230_p1 <= i_reg_179;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_230_p1 <= p_01_idx_fu_84;
        else 
            grp_fu_230_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_230_p2 <= std_logic_vector(unsigned(grp_fu_230_p0) + unsigned(grp_fu_230_p1));

    grp_fu_304_p0_assign_proc : process(ap_CS_fsm_state11, inlen_load_reg_569, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_304_p0 <= inlen_load_reg_569;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_304_p0 <= ap_const_lv64_80;
        else 
            grp_fu_304_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_304_p1_assign_proc : process(ap_CS_fsm_state11, md_curlen_load_reg_584, n_reg_610, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_304_p1 <= n_reg_610;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_304_p1 <= md_curlen_load_reg_584;
        else 
            grp_fu_304_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_304_p2 <= std_logic_vector(unsigned(grp_fu_304_p0) - unsigned(grp_fu_304_p1));

    grp_fu_330_p0_assign_proc : process(reg_212, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state2, md_curlen_load_reg_584, ap_CS_fsm_state3, i_reg_179, temp_index_reg_190, temp_index_1_reg_201, inlen_fu_88)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_330_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_index_1_reg_201),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_330_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_index_reg_190),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_330_p0 <= reg_212;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_330_p0 <= i_reg_179;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_330_p0 <= md_curlen_load_reg_584;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_330_p0 <= inlen_fu_88;
        else 
            grp_fu_330_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_330_p1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state2, ap_CS_fsm_state3, n_reg_610)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv8_80),64));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_330_p1 <= ap_const_lv64_80;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_330_p1 <= n_reg_610;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_fu_330_p1 <= ap_const_lv64_0;
        else 
            grp_fu_330_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_330_p2 <= "1" when (grp_fu_330_p0 = grp_fu_330_p1) else "0";
    grp_sha512_compress_128_fu_363_ap_start <= ap_reg_grp_sha512_compress_128_fu_363_ap_start;
    grp_sha512_compress_32_fu_351_ap_start <= ap_reg_grp_sha512_compress_32_fu_351_ap_start;
    icmp_fu_335_p2 <= "0" when (tmp_3_fu_436_p4 = ap_const_lv57_0) else "1";
    in_offset_cast1_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_offset),64));
    in_offset_cast_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_offset),8));

    in_r_address0_assign_proc : process(ap_CS_fsm_state8, grp_sha512_compress_32_fu_351_buf_r_address0, ap_CS_fsm_state18, sum2_cast_fu_474_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            in_r_address0 <= sum2_cast_fu_474_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_r_address0 <= grp_sha512_compress_32_fu_351_buf_r_address0;
        else 
            in_r_address0 <= "XXXXXX";
        end if; 
    end process;


    in_r_ce0_assign_proc : process(ap_CS_fsm_state8, grp_sha512_compress_32_fu_351_buf_r_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            in_r_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_r_ce0 <= grp_sha512_compress_32_fu_351_buf_r_ce0;
        else 
            in_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    md_buf_address0_assign_proc : process(ap_CS_fsm_state12, tmp_9_fu_489_p1, tmp_11_reg_660, ap_CS_fsm_state9, ap_CS_fsm_state16, tmp_5_cast_fu_479_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            md_buf_address0 <= tmp_11_reg_660(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            md_buf_address0 <= tmp_9_fu_489_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            md_buf_address0 <= tmp_5_cast_fu_479_p1(7 - 1 downto 0);
        else 
            md_buf_address0 <= "XXXXXXX";
        end if; 
    end process;


    md_buf_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state9, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            md_buf_ce0 <= ap_const_logic_1;
        else 
            md_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    md_buf_d0_assign_proc : process(in_r_q0, temp_buf_q0, ap_CS_fsm_state9, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            md_buf_d0 <= temp_buf_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            md_buf_d0 <= in_r_q0;
        else 
            md_buf_d0 <= "XXXXXXXX";
        end if; 
    end process;


    md_buf_we0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            md_buf_we0 <= ap_const_logic_1;
        else 
            md_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    md_state_address0_assign_proc : process(grp_sha512_compress_32_fu_351_md_state_address0, grp_sha512_compress_128_fu_363_md_state_address0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            md_state_address0 <= grp_sha512_compress_128_fu_363_md_state_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            md_state_address0 <= grp_sha512_compress_32_fu_351_md_state_address0;
        else 
            md_state_address0 <= "XXX";
        end if; 
    end process;


    md_state_ce0_assign_proc : process(grp_sha512_compress_32_fu_351_md_state_ce0, grp_sha512_compress_128_fu_363_md_state_ce0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            md_state_ce0 <= grp_sha512_compress_128_fu_363_md_state_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            md_state_ce0 <= grp_sha512_compress_32_fu_351_md_state_ce0;
        else 
            md_state_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    md_state_d0_assign_proc : process(grp_sha512_compress_32_fu_351_md_state_d0, grp_sha512_compress_128_fu_363_md_state_d0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            md_state_d0 <= grp_sha512_compress_128_fu_363_md_state_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            md_state_d0 <= grp_sha512_compress_32_fu_351_md_state_d0;
        else 
            md_state_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    md_state_we0_assign_proc : process(grp_sha512_compress_32_fu_351_md_state_we0, grp_sha512_compress_128_fu_363_md_state_we0, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            md_state_we0 <= grp_sha512_compress_128_fu_363_md_state_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            md_state_we0 <= grp_sha512_compress_32_fu_351_md_state_we0;
        else 
            md_state_we0 <= ap_const_logic_0;
        end if; 
    end process;

    n_fu_451_p3 <= 
        inlen_load_reg_569 when (tmp_7_fu_340_p2(0) = '1') else 
        grp_fu_304_p2;
    or_cond_fu_446_p2 <= (tmp_2_reg_596 and icmp_fu_335_p2);
    sum2_cast_fu_474_p0 <= grp_fu_230_p2(8 - 1 downto 0);
    sum2_cast_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum2_cast_fu_474_p0),64));

    temp_buf_address0_assign_proc : process(ap_CS_fsm_state15, tmp_9_reg_647, tmp_11_fu_494_p1, grp_sha512_compress_128_fu_363_buf_r_address0, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_buf_address0 <= tmp_11_fu_494_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            temp_buf_address0 <= tmp_9_reg_647(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp_buf_address0 <= grp_sha512_compress_128_fu_363_buf_r_address0;
        else 
            temp_buf_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_buf_ce0_assign_proc : process(ap_CS_fsm_state15, grp_sha512_compress_128_fu_363_buf_r_ce0, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            temp_buf_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp_buf_ce0 <= grp_sha512_compress_128_fu_363_buf_r_ce0;
        else 
            temp_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_buf_ce1_assign_proc : process(grp_sha512_compress_128_fu_363_buf_r_ce1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp_buf_ce1 <= grp_sha512_compress_128_fu_363_buf_r_ce1;
        else 
            temp_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_buf_we0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            temp_buf_we0 <= ap_const_logic_1;
        else 
            temp_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_index_1_reg_201),64));
    tmp_12_fu_458_p1 <= i_reg_179(9 - 1 downto 0);
    tmp_13_fu_462_p1 <= i_reg_179(8 - 1 downto 0);
    tmp_14_fu_469_p1 <= p_01_idx_fu_84(8 - 1 downto 0);
    tmp_15_fu_466_p1 <= md_curlen_load_reg_584(9 - 1 downto 0);
    tmp_3_fu_436_p4 <= inlen_load_reg_569(63 downto 7);
    tmp_5_cast_fu_479_p0 <= grp_fu_230_p2(9 - 1 downto 0);
    tmp_5_cast_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_cast_fu_479_p0),64));
    tmp_7_fu_340_p2 <= "1" when (unsigned(inlen_load_reg_569) < unsigned(grp_fu_304_p2)) else "0";
    tmp_9_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_index_reg_190),64));
    tmp_fu_324_p2 <= "1" when (unsigned(md_curlen_read) > unsigned(ap_const_lv64_80)) else "0";
end behav;
