0.7
2020.2
Oct 14 2022
05:20:55
X:/EC311_Labs/ec311final/ec311final.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
,,,,,,TopModule_tb,,,,,,,,
X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/TopModule.v,1713414494,verilog,,X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/alu_calc.v,,TopModule,,,,,,,,
X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/alu_calc.v,1713410243,verilog,,X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/binary_to_BCD_converter.v,,alu_calc,,,,,,,,
X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/binary_to_BCD_converter.v,1713408493,verilog,,X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/clock_divider.v,,binary_to_BCD_converter,,,,,,,,
X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/clock_divider.v,1713412351,verilog,,X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/decoder.v,,clock_divider,,,,,,,,
X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/counter.v,1713408519,verilog,,,,counter,,,,,,,,
X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/decoder.v,1713408360,verilog,,X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/faster_clock_divider.v,,decoder,,,,,,,,
X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/faster_clock_divider.v,1713408533,verilog,,X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/fsm.v,,faster_clock_divider,,,,,,,,
X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/fsm.v,1713408377,verilog,,X:/EC311_Labs/ec311final/ec311final.srcs/sim_1/new/TopModule_tb.v,,fsm,,,,,,,,
