--
-- VHDL Architecture Senso_lib.Senso.struct
--
-- Created:
--          by - st177504.st177504 (pc027)
--          at - 17:02:25 11/19/25
--
-- Generated by Siemens HDL Designer(TM) 2025.2 Built on 26 May 2025 at 14:52:30
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY Senso_lib;

ARCHITECTURE struct OF Senso IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL clk           : std_logic;
   SIGNAL res_n         : std_logic;
   SIGNAL start_timer   : std_logic;
   SIGNAL timer_expired : std_logic;


   -- Component Declarations
   COMPONENT timer
   PORT (
      clk           : IN     std_logic;
      res_n         : IN     std_logic;
      start_timer   : IN     std_logic;
      timer_expired : OUT    std_logic
   );
   END COMPONENT;
   COMPONENT timer_tb
   PORT (
      clk         : OUT    std_logic;
      res_n       : OUT    std_logic;
      start_timer : OUT    std_logic
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : timer USE ENTITY Senso_lib.timer;
   FOR ALL : timer_tb USE ENTITY Senso_lib.timer_tb;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_0 : timer
      PORT MAP (
         clk           => clk,
         res_n         => res_n,
         start_timer   => start_timer,
         timer_expired => timer_expired
      );
   U_1 : timer_tb
      PORT MAP (
         clk         => clk,
         res_n       => res_n,
         start_timer => start_timer
      );

END struct;
