// Seed: 2379649786
module module_0;
  tri0 id_1;
  wire id_2;
  specify
    if (1'b0) (id_3 => id_4) = 0;
    (id_5 => id_6) = ({1, id_3} - (1): 1'b0 : 1'b0, id_4 === id_1  : 1  : (1));
    (id_7 => id_8) = 1;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  assign id_4[1] = id_2;
  module_0();
endmodule
