digraph SingleCycleRISCV {
"GoTo" [shape=oval];
"PCSel" [shape=oval];
"Next_Output" [shape=oval];
"ALU_Output" [shape=oval];
"ANDGate_Output" [shape=oval];
"PC_Output" [shape=oval];
"Mux1_Output" [shape=oval];
"Read_Register_1" [shape=oval];
"Read_Register_2" [shape=oval];
"Write_Register" [shape=oval];
"Instruction" [shape=oval];
"CPU" [shape=oval];
"ANDGate" [shape=box];
"Mux1" [shape=box];
"Next" [shape=box];
"IM" [shape=box];
"SingleCycleRISCV_Simulator" [shape=box];
"PC" [shape=box];
"GoTo" -> "ANDGate";
"PCSel" -> "ANDGate";
"Next_Output" -> "Mux1";
"ALU_Output" -> "Mux1";
"ANDGate_Output" -> "Mux1";
"PC_Output" -> "Next";
"PC_Output" -> "IM";
"SingleCycleRISCV_Simulator" -> "PCSel";
"SingleCycleRISCV_Simulator" -> "GoTo";
"SingleCycleRISCV_Simulator" -> "ALU_Output";
"ANDGate" -> "ANDGate_Output";
"Mux1" -> "Mux1_Output";
"PC" -> "PC_Output";
"Next" -> "Next_Output";
"IM" -> "Read_Register_1";
"IM" -> "Read_Register_2";
"IM" -> "Write_Register";
"IM" -> "Instruction";
"IM" -> "CPU";
"ANDGate_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Mux1_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Mux1_Output" -> "PC" [style=dotted];
"PC_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Next_Output" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Instruction" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Read_Register_1" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Read_Register_2" -> "SingleCycleRISCV_Simulator" [style=dotted];
"Write_Register" -> "SingleCycleRISCV_Simulator" [style=dotted];
"CPU" -> "SingleCycleRISCV_Simulator" [style=dotted];
}
