INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/LineEngine/LineEngine.srcs/sources_1/new/LineEngine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineEngine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/LineEngine/LineEngine.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
