[SIMULATION_DECK]
PROJECTNAME = ModelSimProject
BENCHMARK = and2
TOP_TB = and2_top_formal_verification_random_tb
SIMTIME = 0.038082
UNIT = ms
VERILOG_PATH = ./SRC/
VERILOG_FILE1 = fpga_defines.v
VERILOG_FILE2 = and2_include_netlists.v
CONFIG_PROTOCOL = frame_based
ADDR_WIDTH = 16
GPIO_WIDTH = 96
IO = 111111111111111111111111111111111111111111111111111111011111111111111111111111111111111111111111