
mcu_lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033fc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08003508  08003508  00013508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035e8  080035e8  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  080035e8  080035e8  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035e8  080035e8  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035e8  080035e8  000135e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035ec  080035ec  000135ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  080035f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  200000a8  08003698  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08003698  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dee6  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025a3  00000000  00000000  0002dfb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d60  00000000  00000000  00030560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c48  00000000  00000000  000312c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019157  00000000  00000000  00031f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ee57  00000000  00000000  0004b05f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089faf  00000000  00000000  00059eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e3e65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d04  00000000  00000000  000e3eb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a8 	.word	0x200000a8
 8000128:	00000000 	.word	0x00000000
 800012c:	080034f0 	.word	0x080034f0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ac 	.word	0x200000ac
 8000148:	080034f0 	.word	0x080034f0

0800014c <subKeyProcess>:

int TimeOutForKeyPress =  100;
int status_LED1 = 0;
int button1_flag = 0;

void subKeyProcess(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	button1_flag = 1;
 8000150:	4b03      	ldr	r3, [pc, #12]	; (8000160 <subKeyProcess+0x14>)
 8000152:	2201      	movs	r2, #1
 8000154:	601a      	str	r2, [r3, #0]
}
 8000156:	bf00      	nop
 8000158:	46bd      	mov	sp, r7
 800015a:	bc80      	pop	{r7}
 800015c:	4770      	bx	lr
 800015e:	bf00      	nop
 8000160:	200000c4 	.word	0x200000c4

08000164 <getKeyInput>:
void getKeyInput(){
 8000164:	b580      	push	{r7, lr}
 8000166:	af00      	add	r7, sp, #0
  KeyReg2 = KeyReg1;
 8000168:	4b1f      	ldr	r3, [pc, #124]	; (80001e8 <getKeyInput+0x84>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a1f      	ldr	r2, [pc, #124]	; (80001ec <getKeyInput+0x88>)
 800016e:	6013      	str	r3, [r2, #0]
  KeyReg1 = KeyReg0;
 8000170:	4b1f      	ldr	r3, [pc, #124]	; (80001f0 <getKeyInput+0x8c>)
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	4a1c      	ldr	r2, [pc, #112]	; (80001e8 <getKeyInput+0x84>)
 8000176:	6013      	str	r3, [r2, #0]
  KeyReg0 = HAL_GPIO_ReadPin(GPIOA, MODE_Pin);
 8000178:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800017c:	481d      	ldr	r0, [pc, #116]	; (80001f4 <getKeyInput+0x90>)
 800017e:	f001 f83f 	bl	8001200 <HAL_GPIO_ReadPin>
 8000182:	4603      	mov	r3, r0
 8000184:	461a      	mov	r2, r3
 8000186:	4b1a      	ldr	r3, [pc, #104]	; (80001f0 <getKeyInput+0x8c>)
 8000188:	601a      	str	r2, [r3, #0]
  if ((KeyReg1 == KeyReg0) && (KeyReg1 == KeyReg2)){
 800018a:	4b17      	ldr	r3, [pc, #92]	; (80001e8 <getKeyInput+0x84>)
 800018c:	681a      	ldr	r2, [r3, #0]
 800018e:	4b18      	ldr	r3, [pc, #96]	; (80001f0 <getKeyInput+0x8c>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	429a      	cmp	r2, r3
 8000194:	d125      	bne.n	80001e2 <getKeyInput+0x7e>
 8000196:	4b14      	ldr	r3, [pc, #80]	; (80001e8 <getKeyInput+0x84>)
 8000198:	681a      	ldr	r2, [r3, #0]
 800019a:	4b14      	ldr	r3, [pc, #80]	; (80001ec <getKeyInput+0x88>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	429a      	cmp	r2, r3
 80001a0:	d11f      	bne.n	80001e2 <getKeyInput+0x7e>
    if (KeyReg2 != KeyReg3){
 80001a2:	4b12      	ldr	r3, [pc, #72]	; (80001ec <getKeyInput+0x88>)
 80001a4:	681a      	ldr	r2, [r3, #0]
 80001a6:	4b14      	ldr	r3, [pc, #80]	; (80001f8 <getKeyInput+0x94>)
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	429a      	cmp	r2, r3
 80001ac:	d00d      	beq.n	80001ca <getKeyInput+0x66>
      KeyReg3 = KeyReg2;
 80001ae:	4b0f      	ldr	r3, [pc, #60]	; (80001ec <getKeyInput+0x88>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	4a11      	ldr	r2, [pc, #68]	; (80001f8 <getKeyInput+0x94>)
 80001b4:	6013      	str	r3, [r2, #0]

      if (KeyReg3 == PRESSED_STATE){
 80001b6:	4b10      	ldr	r3, [pc, #64]	; (80001f8 <getKeyInput+0x94>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d111      	bne.n	80001e2 <getKeyInput+0x7e>
        TimeOutForKeyPress = 100;
 80001be:	4b0f      	ldr	r3, [pc, #60]	; (80001fc <getKeyInput+0x98>)
 80001c0:	2264      	movs	r2, #100	; 0x64
 80001c2:	601a      	str	r2, [r3, #0]
        subKeyProcess();
 80001c4:	f7ff ffc2 	bl	800014c <subKeyProcess>
        if (TimeOutForKeyPress == 0){
          KeyReg3 = NORMAL_STATE;
        }
    }
  }
}
 80001c8:	e00b      	b.n	80001e2 <getKeyInput+0x7e>
       TimeOutForKeyPress --;
 80001ca:	4b0c      	ldr	r3, [pc, #48]	; (80001fc <getKeyInput+0x98>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	3b01      	subs	r3, #1
 80001d0:	4a0a      	ldr	r2, [pc, #40]	; (80001fc <getKeyInput+0x98>)
 80001d2:	6013      	str	r3, [r2, #0]
        if (TimeOutForKeyPress == 0){
 80001d4:	4b09      	ldr	r3, [pc, #36]	; (80001fc <getKeyInput+0x98>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d102      	bne.n	80001e2 <getKeyInput+0x7e>
          KeyReg3 = NORMAL_STATE;
 80001dc:	4b06      	ldr	r3, [pc, #24]	; (80001f8 <getKeyInput+0x94>)
 80001de:	2201      	movs	r2, #1
 80001e0:	601a      	str	r2, [r3, #0]
}
 80001e2:	bf00      	nop
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	bf00      	nop
 80001e8:	20000004 	.word	0x20000004
 80001ec:	20000008 	.word	0x20000008
 80001f0:	20000000 	.word	0x20000000
 80001f4:	40010800 	.word	0x40010800
 80001f8:	2000000c 	.word	0x2000000c
 80001fc:	20000010 	.word	0x20000010

08000200 <WhichButtonIsPressed>:
//
//		}
//	}
//}

int WhichButtonIsPressed() {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	if (is_button_pressed(0)) return button_mode_is_pressed;
 8000204:	2000      	movs	r0, #0
 8000206:	f000 f911 	bl	800042c <is_button_pressed>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d001      	beq.n	8000214 <WhichButtonIsPressed+0x14>
 8000210:	2302      	movs	r3, #2
 8000212:	e018      	b.n	8000246 <WhichButtonIsPressed+0x46>
	if (is_button_pressed(1)) return button_add_is_pressed;
 8000214:	2001      	movs	r0, #1
 8000216:	f000 f909 	bl	800042c <is_button_pressed>
 800021a:	4603      	mov	r3, r0
 800021c:	2b00      	cmp	r3, #0
 800021e:	d001      	beq.n	8000224 <WhichButtonIsPressed+0x24>
 8000220:	2303      	movs	r3, #3
 8000222:	e010      	b.n	8000246 <WhichButtonIsPressed+0x46>
	if (is_button_pressed(2)) return button_confirm_is_pressed;
 8000224:	2002      	movs	r0, #2
 8000226:	f000 f901 	bl	800042c <is_button_pressed>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d001      	beq.n	8000234 <WhichButtonIsPressed+0x34>
 8000230:	2304      	movs	r3, #4
 8000232:	e008      	b.n	8000246 <WhichButtonIsPressed+0x46>
	if (is_button_pressed(3)) return button_reset_is_pressed;
 8000234:	2003      	movs	r0, #3
 8000236:	f000 f8f9 	bl	800042c <is_button_pressed>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d001      	beq.n	8000244 <WhichButtonIsPressed+0x44>
 8000240:	2305      	movs	r3, #5
 8000242:	e000      	b.n	8000246 <WhichButtonIsPressed+0x46>

	return 0; // none of these button is pressed
 8000244:	2300      	movs	r3, #0
}
 8000246:	4618      	mov	r0, r3
 8000248:	bd80      	pop	{r7, pc}
	...

0800024c <fsm_for_input_processing>:
void fsm_for_input_processing() {
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
	switch(buttonState) {
 8000250:	4b33      	ldr	r3, [pc, #204]	; (8000320 <fsm_for_input_processing+0xd4>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	2b02      	cmp	r3, #2
 8000256:	d052      	beq.n	80002fe <fsm_for_input_processing+0xb2>
 8000258:	2b02      	cmp	r3, #2
 800025a:	dc5a      	bgt.n	8000312 <fsm_for_input_processing+0xc6>
 800025c:	2b00      	cmp	r3, #0
 800025e:	d002      	beq.n	8000266 <fsm_for_input_processing+0x1a>
 8000260:	2b01      	cmp	r3, #1
 8000262:	d038      	beq.n	80002d6 <fsm_for_input_processing+0x8a>
				buttonState = BUTTON_RELEASED;
			}
			// TODO
			break;
		default:
			break;
 8000264:	e055      	b.n	8000312 <fsm_for_input_processing+0xc6>
			if (WhichButtonIsPressed()) {
 8000266:	f7ff ffcb 	bl	8000200 <WhichButtonIsPressed>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d02e      	beq.n	80002ce <fsm_for_input_processing+0x82>
				buttonState = BUTTON_PRESSED;
 8000270:	4b2b      	ldr	r3, [pc, #172]	; (8000320 <fsm_for_input_processing+0xd4>)
 8000272:	2201      	movs	r2, #1
 8000274:	701a      	strb	r2, [r3, #0]
				switch(WhichButtonIsPressed()) {
 8000276:	f7ff ffc3 	bl	8000200 <WhichButtonIsPressed>
 800027a:	4603      	mov	r3, r0
 800027c:	3b02      	subs	r3, #2
 800027e:	2b03      	cmp	r3, #3
 8000280:	d821      	bhi.n	80002c6 <fsm_for_input_processing+0x7a>
 8000282:	a201      	add	r2, pc, #4	; (adr r2, 8000288 <fsm_for_input_processing+0x3c>)
 8000284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000288:	08000299 	.word	0x08000299
 800028c:	080002d3 	.word	0x080002d3
 8000290:	080002d3 	.word	0x080002d3
 8000294:	080002d3 	.word	0x080002d3
						if (status >= 3) status = -1;
 8000298:	4b22      	ldr	r3, [pc, #136]	; (8000324 <fsm_for_input_processing+0xd8>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	2b02      	cmp	r3, #2
 800029e:	dd03      	ble.n	80002a8 <fsm_for_input_processing+0x5c>
 80002a0:	4b20      	ldr	r3, [pc, #128]	; (8000324 <fsm_for_input_processing+0xd8>)
 80002a2:	f04f 32ff 	mov.w	r2, #4294967295
 80002a6:	601a      	str	r2, [r3, #0]
						++status;
 80002a8:	4b1e      	ldr	r3, [pc, #120]	; (8000324 <fsm_for_input_processing+0xd8>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	3301      	adds	r3, #1
 80002ae:	4a1d      	ldr	r2, [pc, #116]	; (8000324 <fsm_for_input_processing+0xd8>)
 80002b0:	6013      	str	r3, [r2, #0]
						printf("%d\r\n", status);
 80002b2:	4b1c      	ldr	r3, [pc, #112]	; (8000324 <fsm_for_input_processing+0xd8>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	4619      	mov	r1, r3
 80002b8:	481b      	ldr	r0, [pc, #108]	; (8000328 <fsm_for_input_processing+0xdc>)
 80002ba:	f002 f9b9 	bl	8002630 <iprintf>
						buttonState = BUTTON_PRESSED;
 80002be:	4b18      	ldr	r3, [pc, #96]	; (8000320 <fsm_for_input_processing+0xd4>)
 80002c0:	2201      	movs	r2, #1
 80002c2:	701a      	strb	r2, [r3, #0]
						break;
 80002c4:	e006      	b.n	80002d4 <fsm_for_input_processing+0x88>
					default: buttonState = BUTTON_RELEASED;
 80002c6:	4b16      	ldr	r3, [pc, #88]	; (8000320 <fsm_for_input_processing+0xd4>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	701a      	strb	r2, [r3, #0]
			break;
 80002cc:	e026      	b.n	800031c <fsm_for_input_processing+0xd0>
			}
 80002ce:	bf00      	nop
 80002d0:	e024      	b.n	800031c <fsm_for_input_processing+0xd0>
						break;
 80002d2:	bf00      	nop
			break;
 80002d4:	e022      	b.n	800031c <fsm_for_input_processing+0xd0>
			if (!is_button_pressed(0)) {
 80002d6:	2000      	movs	r0, #0
 80002d8:	f000 f8a8 	bl	800042c <is_button_pressed>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d103      	bne.n	80002ea <fsm_for_input_processing+0x9e>
				buttonState = BUTTON_RELEASED;
 80002e2:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <fsm_for_input_processing+0xd4>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	701a      	strb	r2, [r3, #0]
			break;
 80002e8:	e015      	b.n	8000316 <fsm_for_input_processing+0xca>
				if (is_button_pressed_1s(0)) {
 80002ea:	2000      	movs	r0, #0
 80002ec:	f000 f8c0 	bl	8000470 <is_button_pressed_1s>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d00f      	beq.n	8000316 <fsm_for_input_processing+0xca>
					buttonState = BUTTON_PRESS_MORE_THAN_1S;
 80002f6:	4b0a      	ldr	r3, [pc, #40]	; (8000320 <fsm_for_input_processing+0xd4>)
 80002f8:	2202      	movs	r2, #2
 80002fa:	701a      	strb	r2, [r3, #0]
			break;
 80002fc:	e00b      	b.n	8000316 <fsm_for_input_processing+0xca>
			if (!is_button_pressed(0)) {
 80002fe:	2000      	movs	r0, #0
 8000300:	f000 f894 	bl	800042c <is_button_pressed>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d107      	bne.n	800031a <fsm_for_input_processing+0xce>
				buttonState = BUTTON_RELEASED;
 800030a:	4b05      	ldr	r3, [pc, #20]	; (8000320 <fsm_for_input_processing+0xd4>)
 800030c:	2200      	movs	r2, #0
 800030e:	701a      	strb	r2, [r3, #0]
			break;
 8000310:	e003      	b.n	800031a <fsm_for_input_processing+0xce>
			break;
 8000312:	bf00      	nop
 8000314:	e002      	b.n	800031c <fsm_for_input_processing+0xd0>
			break;
 8000316:	bf00      	nop
 8000318:	e000      	b.n	800031c <fsm_for_input_processing+0xd0>
			break;
 800031a:	bf00      	nop
	}
}
 800031c:	bf00      	nop
 800031e:	bd80      	pop	{r7, pc}
 8000320:	200000cc 	.word	0x200000cc
 8000324:	200000c8 	.word	0x200000c8
 8000328:	08003508 	.word	0x08003508

0800032c <button_reading>:
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
// we define counter for automatically increasing the value
// after the button is pressed more than 1 second .
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

void button_reading(void) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 8000332:	2300      	movs	r3, #0
 8000334:	607b      	str	r3, [r7, #4]
 8000336:	e061      	b.n	80003fc <button_reading+0xd0>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000338:	4a34      	ldr	r2, [pc, #208]	; (800040c <button_reading+0xe0>)
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	4413      	add	r3, r2
 800033e:	7819      	ldrb	r1, [r3, #0]
 8000340:	4a33      	ldr	r2, [pc, #204]	; (8000410 <button_reading+0xe4>)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	4413      	add	r3, r2
 8000346:	460a      	mov	r2, r1
 8000348:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(buttonPort[i], buttonPin[i]);
 800034a:	4a32      	ldr	r2, [pc, #200]	; (8000414 <button_reading+0xe8>)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000352:	4931      	ldr	r1, [pc, #196]	; (8000418 <button_reading+0xec>)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800035a:	4619      	mov	r1, r3
 800035c:	4610      	mov	r0, r2
 800035e:	f000 ff4f 	bl	8001200 <HAL_GPIO_ReadPin>
 8000362:	4603      	mov	r3, r0
 8000364:	4619      	mov	r1, r3
 8000366:	4a29      	ldr	r2, [pc, #164]	; (800040c <button_reading+0xe0>)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	4413      	add	r3, r2
 800036c:	460a      	mov	r2, r1
 800036e:	701a      	strb	r2, [r3, #0]

		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 8000370:	4a26      	ldr	r2, [pc, #152]	; (800040c <button_reading+0xe0>)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	4413      	add	r3, r2
 8000376:	781a      	ldrb	r2, [r3, #0]
 8000378:	4925      	ldr	r1, [pc, #148]	; (8000410 <button_reading+0xe4>)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	440b      	add	r3, r1
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	429a      	cmp	r2, r3
 8000382:	d138      	bne.n	80003f6 <button_reading+0xca>
			//valid input, can read now
			buttonBufferPrev[i] = buttonBuffer[i];
 8000384:	4a25      	ldr	r2, [pc, #148]	; (800041c <button_reading+0xf0>)
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	4413      	add	r3, r2
 800038a:	7819      	ldrb	r1, [r3, #0]
 800038c:	4a24      	ldr	r2, [pc, #144]	; (8000420 <button_reading+0xf4>)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4413      	add	r3, r2
 8000392:	460a      	mov	r2, r1
 8000394:	701a      	strb	r2, [r3, #0]
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000396:	4a1d      	ldr	r2, [pc, #116]	; (800040c <button_reading+0xe0>)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	4413      	add	r3, r2
 800039c:	7819      	ldrb	r1, [r3, #0]
 800039e:	4a1f      	ldr	r2, [pc, #124]	; (800041c <button_reading+0xf0>)
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	4413      	add	r3, r2
 80003a4:	460a      	mov	r2, r1
 80003a6:	701a      	strb	r2, [r3, #0]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 80003a8:	4a1c      	ldr	r2, [pc, #112]	; (800041c <button_reading+0xf0>)
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	4413      	add	r3, r2
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d116      	bne.n	80003e2 <button_reading+0xb6>
				//toggle pin to validate
				//HAL_GPIO_TogglePin(BRESP_GPIO_Port, BRESP_Pin);
				//if a button is pressed , we start counting
				if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 80003b4:	4a1b      	ldr	r2, [pc, #108]	; (8000424 <button_reading+0xf8>)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003bc:	2b63      	cmp	r3, #99	; 0x63
 80003be:	d80a      	bhi.n	80003d6 <button_reading+0xaa>
					counterForButtonPress1s[i]++;
 80003c0:	4a18      	ldr	r2, [pc, #96]	; (8000424 <button_reading+0xf8>)
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003c8:	3301      	adds	r3, #1
 80003ca:	b299      	uxth	r1, r3
 80003cc:	4a15      	ldr	r2, [pc, #84]	; (8000424 <button_reading+0xf8>)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80003d4:	e00f      	b.n	80003f6 <button_reading+0xca>
				}

				else {
					//the flag is turned on when 1 second has passed
					//since the button is pressed.
					flagForButtonPress1s[i] = 1;
 80003d6:	4a14      	ldr	r2, [pc, #80]	; (8000428 <button_reading+0xfc>)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	4413      	add	r3, r2
 80003dc:	2201      	movs	r2, #1
 80003de:	701a      	strb	r2, [r3, #0]
 80003e0:	e009      	b.n	80003f6 <button_reading+0xca>
				}
			}

			else {
				counterForButtonPress1s[i] = 0;
 80003e2:	4a10      	ldr	r2, [pc, #64]	; (8000424 <button_reading+0xf8>)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	2100      	movs	r1, #0
 80003e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[i] = 0;
 80003ec:	4a0e      	ldr	r2, [pc, #56]	; (8000428 <button_reading+0xfc>)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	4413      	add	r3, r2
 80003f2:	2200      	movs	r2, #0
 80003f4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	3301      	adds	r3, #1
 80003fa:	607b      	str	r3, [r7, #4]
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	2b03      	cmp	r3, #3
 8000400:	dd9a      	ble.n	8000338 <button_reading+0xc>
			}
		}
	}
}
 8000402:	bf00      	nop
 8000404:	bf00      	nop
 8000406:	3708      	adds	r7, #8
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	200000d8 	.word	0x200000d8
 8000410:	200000dc 	.word	0x200000dc
 8000414:	20000014 	.word	0x20000014
 8000418:	20000024 	.word	0x20000024
 800041c:	200000d0 	.word	0x200000d0
 8000420:	200000d4 	.word	0x200000d4
 8000424:	200000e4 	.word	0x200000e4
 8000428:	200000e0 	.word	0x200000e0

0800042c <is_button_pressed>:
// Check if a button is pressed or not
unsigned char is_button_pressed(uint8_t index) {
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000436:	79fb      	ldrb	r3, [r7, #7]
 8000438:	2b03      	cmp	r3, #3
 800043a:	d901      	bls.n	8000440 <is_button_pressed+0x14>
 800043c:	2300      	movs	r3, #0
 800043e:	e00d      	b.n	800045c <is_button_pressed+0x30>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED
 8000440:	79fb      	ldrb	r3, [r7, #7]
 8000442:	4a09      	ldr	r2, [pc, #36]	; (8000468 <is_button_pressed+0x3c>)
 8000444:	5cd3      	ldrb	r3, [r2, r3]
			&& buttonBufferPrev[index] == BUTTON_IS_RELEASED);
 8000446:	2b00      	cmp	r3, #0
 8000448:	d106      	bne.n	8000458 <is_button_pressed+0x2c>
 800044a:	79fb      	ldrb	r3, [r7, #7]
 800044c:	4a07      	ldr	r2, [pc, #28]	; (800046c <is_button_pressed+0x40>)
 800044e:	5cd3      	ldrb	r3, [r2, r3]
 8000450:	2b01      	cmp	r3, #1
 8000452:	d101      	bne.n	8000458 <is_button_pressed+0x2c>
 8000454:	2301      	movs	r3, #1
 8000456:	e000      	b.n	800045a <is_button_pressed+0x2e>
 8000458:	2300      	movs	r3, #0
 800045a:	b2db      	uxtb	r3, r3
}
 800045c:	4618      	mov	r0, r3
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	bc80      	pop	{r7}
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	200000d0 	.word	0x200000d0
 800046c:	200000d4 	.word	0x200000d4

08000470 <is_button_pressed_1s>:

// Check for button is pressed more than a second or not
unsigned char is_button_pressed_1s (unsigned char index ) {
 8000470:	b480      	push	{r7}
 8000472:	b083      	sub	sp, #12
 8000474:	af00      	add	r7, sp, #0
 8000476:	4603      	mov	r3, r0
 8000478:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS ) return 0xff ;
 800047a:	79fb      	ldrb	r3, [r7, #7]
 800047c:	2b03      	cmp	r3, #3
 800047e:	d901      	bls.n	8000484 <is_button_pressed_1s+0x14>
 8000480:	23ff      	movs	r3, #255	; 0xff
 8000482:	e007      	b.n	8000494 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1) ;
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	4a06      	ldr	r2, [pc, #24]	; (80004a0 <is_button_pressed_1s+0x30>)
 8000488:	5cd3      	ldrb	r3, [r2, r3]
 800048a:	2b01      	cmp	r3, #1
 800048c:	bf0c      	ite	eq
 800048e:	2301      	moveq	r3, #1
 8000490:	2300      	movne	r3, #0
 8000492:	b2db      	uxtb	r3, r3
}
 8000494:	4618      	mov	r0, r3
 8000496:	370c      	adds	r7, #12
 8000498:	46bd      	mov	sp, r7
 800049a:	bc80      	pop	{r7}
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	200000e0 	.word	0x200000e0

080004a4 <led7SEG_init>:
 */
#include "main.h"
#include "led7seg.h"
static uint8_t led7seg [10] = {0xC0 , 0xF9 , 0xA4 , 0xB0 , 0x99 , 0x92 , 0x82 , 0xF8 , 0x80 , 0x90};

void led7SEG_init() {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
	display7SEG(0);
 80004a8:	2000      	movs	r0, #0
 80004aa:	f000 f803 	bl	80004b4 <display7SEG>
}
 80004ae:	bf00      	nop
 80004b0:	bd80      	pop	{r7, pc}
	...

080004b4 <display7SEG>:
		default:
			break;
	}
}

void display7SEG(int num) {
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
	GPIOB->ODR = led7seg[num];
 80004bc:	4a05      	ldr	r2, [pc, #20]	; (80004d4 <display7SEG+0x20>)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4413      	add	r3, r2
 80004c2:	781a      	ldrb	r2, [r3, #0]
 80004c4:	4b04      	ldr	r3, [pc, #16]	; (80004d8 <display7SEG+0x24>)
 80004c6:	60da      	str	r2, [r3, #12]
}
 80004c8:	bf00      	nop
 80004ca:	370c      	adds	r7, #12
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bc80      	pop	{r7}
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	2000002c 	.word	0x2000002c
 80004d8:	40010c00 	.word	0x40010c00

080004dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e2:	f000 fb7f 	bl	8000be4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e6:	f000 f82b 	bl	8000540 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ea:	f000 f8db 	bl	80006a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80004ee:	f000 f863 	bl	80005b8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80004f2:	f000 f8ad 	bl	8000650 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2) ;
 80004f6:	480f      	ldr	r0, [pc, #60]	; (8000534 <main+0x58>)
 80004f8:	f001 fb1c 	bl	8001b34 <HAL_TIM_Base_Start_IT>
  led7SEG_init();
 80004fc:	f7ff ffd2 	bl	80004a4 <led7SEG_init>
  int i = 0;
 8000500:	2300      	movs	r3, #0
 8000502:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  display7SEG(i);
 8000504:	6878      	ldr	r0, [r7, #4]
 8000506:	f7ff ffd5 	bl	80004b4 <display7SEG>
	  fsm_for_input_processing();
 800050a:	f7ff fe9f 	bl	800024c <fsm_for_input_processing>
	  i++;
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	3301      	adds	r3, #1
 8000512:	607b      	str	r3, [r7, #4]
	  HAL_Delay(300);
 8000514:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000518:	f000 fbc6 	bl	8000ca8 <HAL_Delay>
	  if (WhichButtonIsPressed()) {
 800051c:	f7ff fe70 	bl	8000200 <WhichButtonIsPressed>
 8000520:	4603      	mov	r3, r0
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0ee      	beq.n	8000504 <main+0x28>
		  printf("Current mode is: %d\r\n", status);
 8000526:	4b04      	ldr	r3, [pc, #16]	; (8000538 <main+0x5c>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4619      	mov	r1, r3
 800052c:	4803      	ldr	r0, [pc, #12]	; (800053c <main+0x60>)
 800052e:	f002 f87f 	bl	8002630 <iprintf>
	  display7SEG(i);
 8000532:	e7e7      	b.n	8000504 <main+0x28>
 8000534:	2000016c 	.word	0x2000016c
 8000538:	200000c8 	.word	0x200000c8
 800053c:	08003510 	.word	0x08003510

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b090      	sub	sp, #64	; 0x40
 8000544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	f107 0318 	add.w	r3, r7, #24
 800054a:	2228      	movs	r2, #40	; 0x28
 800054c:	2100      	movs	r1, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f002 f866 	bl	8002620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000554:	1d3b      	adds	r3, r7, #4
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	605a      	str	r2, [r3, #4]
 800055c:	609a      	str	r2, [r3, #8]
 800055e:	60da      	str	r2, [r3, #12]
 8000560:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000562:	2302      	movs	r3, #2
 8000564:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000566:	2301      	movs	r3, #1
 8000568:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800056a:	2310      	movs	r3, #16
 800056c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800056e:	2300      	movs	r3, #0
 8000570:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000572:	f107 0318 	add.w	r3, r7, #24
 8000576:	4618      	mov	r0, r3
 8000578:	f000 fe72 	bl	8001260 <HAL_RCC_OscConfig>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000582:	f000 f8fd 	bl	8000780 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000586:	230f      	movs	r3, #15
 8000588:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800058a:	2300      	movs	r3, #0
 800058c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800058e:	2300      	movs	r3, #0
 8000590:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000592:	2300      	movs	r3, #0
 8000594:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000596:	2300      	movs	r3, #0
 8000598:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800059a:	1d3b      	adds	r3, r7, #4
 800059c:	2100      	movs	r1, #0
 800059e:	4618      	mov	r0, r3
 80005a0:	f001 f8de 	bl	8001760 <HAL_RCC_ClockConfig>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80005aa:	f000 f8e9 	bl	8000780 <Error_Handler>
  }
}
 80005ae:	bf00      	nop
 80005b0:	3740      	adds	r7, #64	; 0x40
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
	...

080005b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b086      	sub	sp, #24
 80005bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005be:	f107 0308 	add.w	r3, r7, #8
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
 80005c6:	605a      	str	r2, [r3, #4]
 80005c8:	609a      	str	r2, [r3, #8]
 80005ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005cc:	463b      	mov	r3, r7
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005d4:	4b1d      	ldr	r3, [pc, #116]	; (800064c <MX_TIM2_Init+0x94>)
 80005d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80005dc:	4b1b      	ldr	r3, [pc, #108]	; (800064c <MX_TIM2_Init+0x94>)
 80005de:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80005e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005e4:	4b19      	ldr	r3, [pc, #100]	; (800064c <MX_TIM2_Init+0x94>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80005ea:	4b18      	ldr	r3, [pc, #96]	; (800064c <MX_TIM2_Init+0x94>)
 80005ec:	2209      	movs	r2, #9
 80005ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005f0:	4b16      	ldr	r3, [pc, #88]	; (800064c <MX_TIM2_Init+0x94>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005f6:	4b15      	ldr	r3, [pc, #84]	; (800064c <MX_TIM2_Init+0x94>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005fc:	4813      	ldr	r0, [pc, #76]	; (800064c <MX_TIM2_Init+0x94>)
 80005fe:	f001 fa49 	bl	8001a94 <HAL_TIM_Base_Init>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000608:	f000 f8ba 	bl	8000780 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800060c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000610:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000612:	f107 0308 	add.w	r3, r7, #8
 8000616:	4619      	mov	r1, r3
 8000618:	480c      	ldr	r0, [pc, #48]	; (800064c <MX_TIM2_Init+0x94>)
 800061a:	f001 fbdf 	bl	8001ddc <HAL_TIM_ConfigClockSource>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000624:	f000 f8ac 	bl	8000780 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000628:	2300      	movs	r3, #0
 800062a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800062c:	2300      	movs	r3, #0
 800062e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000630:	463b      	mov	r3, r7
 8000632:	4619      	mov	r1, r3
 8000634:	4805      	ldr	r0, [pc, #20]	; (800064c <MX_TIM2_Init+0x94>)
 8000636:	f001 fda7 	bl	8002188 <HAL_TIMEx_MasterConfigSynchronization>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000640:	f000 f89e 	bl	8000780 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000644:	bf00      	nop
 8000646:	3718      	adds	r7, #24
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	2000016c 	.word	0x2000016c

08000650 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000654:	4b11      	ldr	r3, [pc, #68]	; (800069c <MX_USART1_UART_Init+0x4c>)
 8000656:	4a12      	ldr	r2, [pc, #72]	; (80006a0 <MX_USART1_UART_Init+0x50>)
 8000658:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800065a:	4b10      	ldr	r3, [pc, #64]	; (800069c <MX_USART1_UART_Init+0x4c>)
 800065c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000660:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000662:	4b0e      	ldr	r3, [pc, #56]	; (800069c <MX_USART1_UART_Init+0x4c>)
 8000664:	2200      	movs	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000668:	4b0c      	ldr	r3, [pc, #48]	; (800069c <MX_USART1_UART_Init+0x4c>)
 800066a:	2200      	movs	r2, #0
 800066c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800066e:	4b0b      	ldr	r3, [pc, #44]	; (800069c <MX_USART1_UART_Init+0x4c>)
 8000670:	2200      	movs	r2, #0
 8000672:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000674:	4b09      	ldr	r3, [pc, #36]	; (800069c <MX_USART1_UART_Init+0x4c>)
 8000676:	220c      	movs	r2, #12
 8000678:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800067a:	4b08      	ldr	r3, [pc, #32]	; (800069c <MX_USART1_UART_Init+0x4c>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000680:	4b06      	ldr	r3, [pc, #24]	; (800069c <MX_USART1_UART_Init+0x4c>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000686:	4805      	ldr	r0, [pc, #20]	; (800069c <MX_USART1_UART_Init+0x4c>)
 8000688:	f001 fde8 	bl	800225c <HAL_UART_Init>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000692:	f000 f875 	bl	8000780 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000696:	bf00      	nop
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	20000128 	.word	0x20000128
 80006a0:	40013800 	.word	0x40013800

080006a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b086      	sub	sp, #24
 80006a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006aa:	f107 0308 	add.w	r3, r7, #8
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	605a      	str	r2, [r3, #4]
 80006b4:	609a      	str	r2, [r3, #8]
 80006b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b8:	4b2e      	ldr	r3, [pc, #184]	; (8000774 <MX_GPIO_Init+0xd0>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	4a2d      	ldr	r2, [pc, #180]	; (8000774 <MX_GPIO_Init+0xd0>)
 80006be:	f043 0304 	orr.w	r3, r3, #4
 80006c2:	6193      	str	r3, [r2, #24]
 80006c4:	4b2b      	ldr	r3, [pc, #172]	; (8000774 <MX_GPIO_Init+0xd0>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	f003 0304 	and.w	r3, r3, #4
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d0:	4b28      	ldr	r3, [pc, #160]	; (8000774 <MX_GPIO_Init+0xd0>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	4a27      	ldr	r2, [pc, #156]	; (8000774 <MX_GPIO_Init+0xd0>)
 80006d6:	f043 0308 	orr.w	r3, r3, #8
 80006da:	6193      	str	r3, [r2, #24]
 80006dc:	4b25      	ldr	r3, [pc, #148]	; (8000774 <MX_GPIO_Init+0xd0>)
 80006de:	699b      	ldr	r3, [r3, #24]
 80006e0:	f003 0308 	and.w	r3, r3, #8
 80006e4:	603b      	str	r3, [r7, #0]
 80006e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	21f0      	movs	r1, #240	; 0xf0
 80006ec:	4822      	ldr	r0, [pc, #136]	; (8000778 <MX_GPIO_Init+0xd4>)
 80006ee:	f000 fd9e 	bl	800122e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D3_Pin|D4_Pin|D5_Pin|D6_Pin
 80006f2:	2200      	movs	r2, #0
 80006f4:	f643 71f8 	movw	r1, #16376	; 0x3ff8
 80006f8:	4820      	ldr	r0, [pc, #128]	; (800077c <MX_GPIO_Init+0xd8>)
 80006fa:	f000 fd98 	bl	800122e <HAL_GPIO_WritePin>
                          |SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin
                          |GPIO_PIN_7|D1_Pin|D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
 80006fe:	23f0      	movs	r3, #240	; 0xf0
 8000700:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000702:	2301      	movs	r3, #1
 8000704:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	2300      	movs	r3, #0
 8000708:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070a:	2302      	movs	r3, #2
 800070c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070e:	f107 0308 	add.w	r3, r7, #8
 8000712:	4619      	mov	r1, r3
 8000714:	4818      	ldr	r0, [pc, #96]	; (8000778 <MX_GPIO_Init+0xd4>)
 8000716:	f000 fbf9 	bl	8000f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin;
 800071a:	2307      	movs	r3, #7
 800071c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071e:	2300      	movs	r3, #0
 8000720:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000722:	2301      	movs	r3, #1
 8000724:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000726:	f107 0308 	add.w	r3, r7, #8
 800072a:	4619      	mov	r1, r3
 800072c:	4813      	ldr	r0, [pc, #76]	; (800077c <MX_GPIO_Init+0xd8>)
 800072e:	f000 fbed 	bl	8000f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : D3_Pin D4_Pin D5_Pin D6_Pin
                           SEG3_Pin SEG4_Pin SEG5_Pin SEG6_Pin
                           PB7 D1_Pin D2_Pin */
  GPIO_InitStruct.Pin = D3_Pin|D4_Pin|D5_Pin|D6_Pin
 8000732:	f643 73f8 	movw	r3, #16376	; 0x3ff8
 8000736:	60bb      	str	r3, [r7, #8]
                          |SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin
                          |GPIO_PIN_7|D1_Pin|D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000738:	2301      	movs	r3, #1
 800073a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073c:	2300      	movs	r3, #0
 800073e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000740:	2302      	movs	r3, #2
 8000742:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000744:	f107 0308 	add.w	r3, r7, #8
 8000748:	4619      	mov	r1, r3
 800074a:	480c      	ldr	r0, [pc, #48]	; (800077c <MX_GPIO_Init+0xd8>)
 800074c:	f000 fbde 	bl	8000f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : MODE_Pin ADD_Pin CONFIRM_Pin RESET_Pin */
  GPIO_InitStruct.Pin = MODE_Pin|ADD_Pin|CONFIRM_Pin|RESET_Pin;
 8000750:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000754:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000756:	2300      	movs	r3, #0
 8000758:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800075a:	2301      	movs	r3, #1
 800075c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075e:	f107 0308 	add.w	r3, r7, #8
 8000762:	4619      	mov	r1, r3
 8000764:	4804      	ldr	r0, [pc, #16]	; (8000778 <MX_GPIO_Init+0xd4>)
 8000766:	f000 fbd1 	bl	8000f0c <HAL_GPIO_Init>

}
 800076a:	bf00      	nop
 800076c:	3718      	adds	r7, #24
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	40021000 	.word	0x40021000
 8000778:	40010800 	.word	0x40010800
 800077c:	40010c00 	.word	0x40010c00

08000780 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000784:	b672      	cpsid	i
}
 8000786:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000788:	e7fe      	b.n	8000788 <Error_Handler+0x8>
	...

0800078c <_write>:
#include "output_display.h"

extern UART_HandleTypeDef huart1;

int _write(int file, char *ptr, int len)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b084      	sub	sp, #16
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	b29a      	uxth	r2, r3
 800079c:	f04f 33ff 	mov.w	r3, #4294967295
 80007a0:	68b9      	ldr	r1, [r7, #8]
 80007a2:	4804      	ldr	r0, [pc, #16]	; (80007b4 <_write+0x28>)
 80007a4:	f001 fda7 	bl	80022f6 <HAL_UART_Transmit>
	return len;
 80007a8:	687b      	ldr	r3, [r7, #4]
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	20000128 	.word	0x20000128

080007b8 <timerRun>:
		duration = DURATION_LED_BLINKING_2HZ;
	}
	timer5_counter = duration;
	timer5_flag = 0;
}
void timerRun() {
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
	if (timer1_counter > 0) {
 80007bc:	4b31      	ldr	r3, [pc, #196]	; (8000884 <timerRun+0xcc>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	dd0b      	ble.n	80007dc <timerRun+0x24>
		timer1_counter--;
 80007c4:	4b2f      	ldr	r3, [pc, #188]	; (8000884 <timerRun+0xcc>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	3b01      	subs	r3, #1
 80007ca:	4a2e      	ldr	r2, [pc, #184]	; (8000884 <timerRun+0xcc>)
 80007cc:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 80007ce:	4b2d      	ldr	r3, [pc, #180]	; (8000884 <timerRun+0xcc>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	dc02      	bgt.n	80007dc <timerRun+0x24>
			timer1_flag = 1;
 80007d6:	4b2c      	ldr	r3, [pc, #176]	; (8000888 <timerRun+0xd0>)
 80007d8:	2201      	movs	r2, #1
 80007da:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0) {
 80007dc:	4b2b      	ldr	r3, [pc, #172]	; (800088c <timerRun+0xd4>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	dd0b      	ble.n	80007fc <timerRun+0x44>
		timer2_counter--;
 80007e4:	4b29      	ldr	r3, [pc, #164]	; (800088c <timerRun+0xd4>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	3b01      	subs	r3, #1
 80007ea:	4a28      	ldr	r2, [pc, #160]	; (800088c <timerRun+0xd4>)
 80007ec:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 80007ee:	4b27      	ldr	r3, [pc, #156]	; (800088c <timerRun+0xd4>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	dc02      	bgt.n	80007fc <timerRun+0x44>
			timer2_flag = 1;
 80007f6:	4b26      	ldr	r3, [pc, #152]	; (8000890 <timerRun+0xd8>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0) {
 80007fc:	4b25      	ldr	r3, [pc, #148]	; (8000894 <timerRun+0xdc>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2b00      	cmp	r3, #0
 8000802:	dd0b      	ble.n	800081c <timerRun+0x64>
		timer3_counter--;
 8000804:	4b23      	ldr	r3, [pc, #140]	; (8000894 <timerRun+0xdc>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	3b01      	subs	r3, #1
 800080a:	4a22      	ldr	r2, [pc, #136]	; (8000894 <timerRun+0xdc>)
 800080c:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0) {
 800080e:	4b21      	ldr	r3, [pc, #132]	; (8000894 <timerRun+0xdc>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b00      	cmp	r3, #0
 8000814:	dc02      	bgt.n	800081c <timerRun+0x64>
			timer3_flag = 1;
 8000816:	4b20      	ldr	r3, [pc, #128]	; (8000898 <timerRun+0xe0>)
 8000818:	2201      	movs	r2, #1
 800081a:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter > 0) {
 800081c:	4b1f      	ldr	r3, [pc, #124]	; (800089c <timerRun+0xe4>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	dd0b      	ble.n	800083c <timerRun+0x84>
		timer4_counter--;
 8000824:	4b1d      	ldr	r3, [pc, #116]	; (800089c <timerRun+0xe4>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	3b01      	subs	r3, #1
 800082a:	4a1c      	ldr	r2, [pc, #112]	; (800089c <timerRun+0xe4>)
 800082c:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0) {
 800082e:	4b1b      	ldr	r3, [pc, #108]	; (800089c <timerRun+0xe4>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	dc02      	bgt.n	800083c <timerRun+0x84>
			timer4_flag = 1;
 8000836:	4b1a      	ldr	r3, [pc, #104]	; (80008a0 <timerRun+0xe8>)
 8000838:	2201      	movs	r2, #1
 800083a:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer5_counter > 0) {
 800083c:	4b19      	ldr	r3, [pc, #100]	; (80008a4 <timerRun+0xec>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	2b00      	cmp	r3, #0
 8000842:	dd0b      	ble.n	800085c <timerRun+0xa4>
		timer5_counter--;
 8000844:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <timerRun+0xec>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	3b01      	subs	r3, #1
 800084a:	4a16      	ldr	r2, [pc, #88]	; (80008a4 <timerRun+0xec>)
 800084c:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0) {
 800084e:	4b15      	ldr	r3, [pc, #84]	; (80008a4 <timerRun+0xec>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	dc02      	bgt.n	800085c <timerRun+0xa4>
			timer5_flag = 1;
 8000856:	4b14      	ldr	r3, [pc, #80]	; (80008a8 <timerRun+0xf0>)
 8000858:	2201      	movs	r2, #1
 800085a:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer0_mode_debounce_counter > 0) {
 800085c:	4b13      	ldr	r3, [pc, #76]	; (80008ac <timerRun+0xf4>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2b00      	cmp	r3, #0
 8000862:	dd0b      	ble.n	800087c <timerRun+0xc4>
		timer0_mode_debounce_counter--;
 8000864:	4b11      	ldr	r3, [pc, #68]	; (80008ac <timerRun+0xf4>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3b01      	subs	r3, #1
 800086a:	4a10      	ldr	r2, [pc, #64]	; (80008ac <timerRun+0xf4>)
 800086c:	6013      	str	r3, [r2, #0]
		if (timer0_mode_debounce_counter <= 0) {
 800086e:	4b0f      	ldr	r3, [pc, #60]	; (80008ac <timerRun+0xf4>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	dc02      	bgt.n	800087c <timerRun+0xc4>
			timer0_mode_debounce_flag = 1;
 8000876:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <timerRun+0xf8>)
 8000878:	2201      	movs	r2, #1
 800087a:	601a      	str	r2, [r3, #0]
		}
	}
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	bc80      	pop	{r7}
 8000882:	4770      	bx	lr
 8000884:	20000100 	.word	0x20000100
 8000888:	200000ec 	.word	0x200000ec
 800088c:	20000104 	.word	0x20000104
 8000890:	200000f0 	.word	0x200000f0
 8000894:	20000108 	.word	0x20000108
 8000898:	200000f4 	.word	0x200000f4
 800089c:	2000010c 	.word	0x2000010c
 80008a0:	200000f8 	.word	0x200000f8
 80008a4:	20000110 	.word	0x20000110
 80008a8:	200000fc 	.word	0x200000fc
 80008ac:	20000118 	.word	0x20000118
 80008b0:	20000114 	.word	0x20000114

080008b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b085      	sub	sp, #20
 80008b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008ba:	4b15      	ldr	r3, [pc, #84]	; (8000910 <HAL_MspInit+0x5c>)
 80008bc:	699b      	ldr	r3, [r3, #24]
 80008be:	4a14      	ldr	r2, [pc, #80]	; (8000910 <HAL_MspInit+0x5c>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6193      	str	r3, [r2, #24]
 80008c6:	4b12      	ldr	r3, [pc, #72]	; (8000910 <HAL_MspInit+0x5c>)
 80008c8:	699b      	ldr	r3, [r3, #24]
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d2:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <HAL_MspInit+0x5c>)
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	4a0e      	ldr	r2, [pc, #56]	; (8000910 <HAL_MspInit+0x5c>)
 80008d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008dc:	61d3      	str	r3, [r2, #28]
 80008de:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <HAL_MspInit+0x5c>)
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80008ea:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <HAL_MspInit+0x60>)
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	4a04      	ldr	r2, [pc, #16]	; (8000914 <HAL_MspInit+0x60>)
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000906:	bf00      	nop
 8000908:	3714      	adds	r7, #20
 800090a:	46bd      	mov	sp, r7
 800090c:	bc80      	pop	{r7}
 800090e:	4770      	bx	lr
 8000910:	40021000 	.word	0x40021000
 8000914:	40010000 	.word	0x40010000

08000918 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000928:	d113      	bne.n	8000952 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800092a:	4b0c      	ldr	r3, [pc, #48]	; (800095c <HAL_TIM_Base_MspInit+0x44>)
 800092c:	69db      	ldr	r3, [r3, #28]
 800092e:	4a0b      	ldr	r2, [pc, #44]	; (800095c <HAL_TIM_Base_MspInit+0x44>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	61d3      	str	r3, [r2, #28]
 8000936:	4b09      	ldr	r3, [pc, #36]	; (800095c <HAL_TIM_Base_MspInit+0x44>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	201c      	movs	r0, #28
 8000948:	f000 faa9 	bl	8000e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800094c:	201c      	movs	r0, #28
 800094e:	f000 fac2 	bl	8000ed6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000952:	bf00      	nop
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000

08000960 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b088      	sub	sp, #32
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	f107 0310 	add.w	r3, r7, #16
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a1c      	ldr	r2, [pc, #112]	; (80009ec <HAL_UART_MspInit+0x8c>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d131      	bne.n	80009e4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000980:	4b1b      	ldr	r3, [pc, #108]	; (80009f0 <HAL_UART_MspInit+0x90>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a1a      	ldr	r2, [pc, #104]	; (80009f0 <HAL_UART_MspInit+0x90>)
 8000986:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b18      	ldr	r3, [pc, #96]	; (80009f0 <HAL_UART_MspInit+0x90>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000998:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <HAL_UART_MspInit+0x90>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	4a14      	ldr	r2, [pc, #80]	; (80009f0 <HAL_UART_MspInit+0x90>)
 800099e:	f043 0304 	orr.w	r3, r3, #4
 80009a2:	6193      	str	r3, [r2, #24]
 80009a4:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <HAL_UART_MspInit+0x90>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	f003 0304 	and.w	r3, r3, #4
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b6:	2302      	movs	r3, #2
 80009b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ba:	2303      	movs	r3, #3
 80009bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009be:	f107 0310 	add.w	r3, r7, #16
 80009c2:	4619      	mov	r1, r3
 80009c4:	480b      	ldr	r0, [pc, #44]	; (80009f4 <HAL_UART_MspInit+0x94>)
 80009c6:	f000 faa1 	bl	8000f0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80009ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d8:	f107 0310 	add.w	r3, r7, #16
 80009dc:	4619      	mov	r1, r3
 80009de:	4805      	ldr	r0, [pc, #20]	; (80009f4 <HAL_UART_MspInit+0x94>)
 80009e0:	f000 fa94 	bl	8000f0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80009e4:	bf00      	nop
 80009e6:	3720      	adds	r7, #32
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	40013800 	.word	0x40013800
 80009f0:	40021000 	.word	0x40021000
 80009f4:	40010800 	.word	0x40010800

080009f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009fc:	e7fe      	b.n	80009fc <NMI_Handler+0x4>

080009fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009fe:	b480      	push	{r7}
 8000a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a02:	e7fe      	b.n	8000a02 <HardFault_Handler+0x4>

08000a04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a08:	e7fe      	b.n	8000a08 <MemManage_Handler+0x4>

08000a0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a0e:	e7fe      	b.n	8000a0e <BusFault_Handler+0x4>

08000a10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <UsageFault_Handler+0x4>

08000a16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a16:	b480      	push	{r7}
 8000a18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr

08000a22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a22:	b480      	push	{r7}
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a26:	bf00      	nop
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bc80      	pop	{r7}
 8000a2c:	4770      	bx	lr

08000a2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a32:	bf00      	nop
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr

08000a3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a3e:	f000 f917 	bl	8000c70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000a4c:	4802      	ldr	r0, [pc, #8]	; (8000a58 <TIM2_IRQHandler+0x10>)
 8000a4e:	f001 f8bd 	bl	8001bcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	2000016c 	.word	0x2000016c

08000a5c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	60f8      	str	r0, [r7, #12]
 8000a64:	60b9      	str	r1, [r7, #8]
 8000a66:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a68:	2300      	movs	r3, #0
 8000a6a:	617b      	str	r3, [r7, #20]
 8000a6c:	e00a      	b.n	8000a84 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a6e:	f3af 8000 	nop.w
 8000a72:	4601      	mov	r1, r0
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	1c5a      	adds	r2, r3, #1
 8000a78:	60ba      	str	r2, [r7, #8]
 8000a7a:	b2ca      	uxtb	r2, r1
 8000a7c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	3301      	adds	r3, #1
 8000a82:	617b      	str	r3, [r7, #20]
 8000a84:	697a      	ldr	r2, [r7, #20]
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	dbf0      	blt.n	8000a6e <_read+0x12>
	}

return len;
 8000a8c:	687b      	ldr	r3, [r7, #4]
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	3718      	adds	r7, #24
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000a96:	b480      	push	{r7}
 8000a98:	b083      	sub	sp, #12
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
	return -1;
 8000a9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr

08000aac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000abc:	605a      	str	r2, [r3, #4]
	return 0;
 8000abe:	2300      	movs	r3, #0
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bc80      	pop	{r7}
 8000ac8:	4770      	bx	lr

08000aca <_isatty>:

int _isatty(int file)
{
 8000aca:	b480      	push	{r7}
 8000acc:	b083      	sub	sp, #12
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
	return 1;
 8000ad2:	2301      	movs	r3, #1
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr

08000ade <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	b085      	sub	sp, #20
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	60f8      	str	r0, [r7, #12]
 8000ae6:	60b9      	str	r1, [r7, #8]
 8000ae8:	607a      	str	r2, [r7, #4]
	return 0;
 8000aea:	2300      	movs	r3, #0
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3714      	adds	r7, #20
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bc80      	pop	{r7}
 8000af4:	4770      	bx	lr
	...

08000af8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b00:	4a14      	ldr	r2, [pc, #80]	; (8000b54 <_sbrk+0x5c>)
 8000b02:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <_sbrk+0x60>)
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b0c:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <_sbrk+0x64>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d102      	bne.n	8000b1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b14:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <_sbrk+0x64>)
 8000b16:	4a12      	ldr	r2, [pc, #72]	; (8000b60 <_sbrk+0x68>)
 8000b18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <_sbrk+0x64>)
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4413      	add	r3, r2
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d207      	bcs.n	8000b38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b28:	f001 fd50 	bl	80025cc <__errno>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	220c      	movs	r2, #12
 8000b30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b32:	f04f 33ff 	mov.w	r3, #4294967295
 8000b36:	e009      	b.n	8000b4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b38:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <_sbrk+0x64>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b3e:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <_sbrk+0x64>)
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	4a05      	ldr	r2, [pc, #20]	; (8000b5c <_sbrk+0x64>)
 8000b48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b4a:	68fb      	ldr	r3, [r7, #12]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3718      	adds	r7, #24
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20002800 	.word	0x20002800
 8000b58:	00000400 	.word	0x00000400
 8000b5c:	2000011c 	.word	0x2000011c
 8000b60:	200001c8 	.word	0x200001c8

08000b64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr

08000b70 <HAL_TIM_PeriodElapsedCallback>:
#include "main.h"
#include "input_processing.h"
#include "input_reading.h"
#include "software_timer.h"
#include "button.h"
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim ) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b80:	d105      	bne.n	8000b8e <HAL_TIM_PeriodElapsedCallback+0x1e>
		button_reading();
 8000b82:	f7ff fbd3 	bl	800032c <button_reading>
		timerRun();
 8000b86:	f7ff fe17 	bl	80007b8 <timerRun>
		getKeyInput();
 8000b8a:	f7ff faeb 	bl	8000164 <getKeyInput>
	}
}
 8000b8e:	bf00      	nop
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b98:	480c      	ldr	r0, [pc, #48]	; (8000bcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b9a:	490d      	ldr	r1, [pc, #52]	; (8000bd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b9c:	4a0d      	ldr	r2, [pc, #52]	; (8000bd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba0:	e002      	b.n	8000ba8 <LoopCopyDataInit>

08000ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ba6:	3304      	adds	r3, #4

08000ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bac:	d3f9      	bcc.n	8000ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bae:	4a0a      	ldr	r2, [pc, #40]	; (8000bd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bb0:	4c0a      	ldr	r4, [pc, #40]	; (8000bdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb4:	e001      	b.n	8000bba <LoopFillZerobss>

08000bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb8:	3204      	adds	r2, #4

08000bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bbc:	d3fb      	bcc.n	8000bb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000bbe:	f7ff ffd1 	bl	8000b64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bc2:	f001 fd09 	bl	80025d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bc6:	f7ff fc89 	bl	80004dc <main>
  bx lr
 8000bca:	4770      	bx	lr
  ldr r0, =_sdata
 8000bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd0:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8000bd4:	080035f0 	.word	0x080035f0
  ldr r2, =_sbss
 8000bd8:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8000bdc:	200001c8 	.word	0x200001c8

08000be0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000be0:	e7fe      	b.n	8000be0 <ADC1_2_IRQHandler>
	...

08000be4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000be8:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <HAL_Init+0x28>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a07      	ldr	r2, [pc, #28]	; (8000c0c <HAL_Init+0x28>)
 8000bee:	f043 0310 	orr.w	r3, r3, #16
 8000bf2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf4:	2003      	movs	r0, #3
 8000bf6:	f000 f947 	bl	8000e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bfa:	200f      	movs	r0, #15
 8000bfc:	f000 f808 	bl	8000c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c00:	f7ff fe58 	bl	80008b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c04:	2300      	movs	r3, #0
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40022000 	.word	0x40022000

08000c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c18:	4b12      	ldr	r3, [pc, #72]	; (8000c64 <HAL_InitTick+0x54>)
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <HAL_InitTick+0x58>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	4619      	mov	r1, r3
 8000c22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f000 f95f 	bl	8000ef2 <HAL_SYSTICK_Config>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e00e      	b.n	8000c5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2b0f      	cmp	r3, #15
 8000c42:	d80a      	bhi.n	8000c5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c44:	2200      	movs	r2, #0
 8000c46:	6879      	ldr	r1, [r7, #4]
 8000c48:	f04f 30ff 	mov.w	r0, #4294967295
 8000c4c:	f000 f927 	bl	8000e9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c50:	4a06      	ldr	r2, [pc, #24]	; (8000c6c <HAL_InitTick+0x5c>)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c56:	2300      	movs	r3, #0
 8000c58:	e000      	b.n	8000c5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20000038 	.word	0x20000038
 8000c68:	20000040 	.word	0x20000040
 8000c6c:	2000003c 	.word	0x2000003c

08000c70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c74:	4b05      	ldr	r3, [pc, #20]	; (8000c8c <HAL_IncTick+0x1c>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	4b05      	ldr	r3, [pc, #20]	; (8000c90 <HAL_IncTick+0x20>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4413      	add	r3, r2
 8000c80:	4a03      	ldr	r2, [pc, #12]	; (8000c90 <HAL_IncTick+0x20>)
 8000c82:	6013      	str	r3, [r2, #0]
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bc80      	pop	{r7}
 8000c8a:	4770      	bx	lr
 8000c8c:	20000040 	.word	0x20000040
 8000c90:	200001b4 	.word	0x200001b4

08000c94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  return uwTick;
 8000c98:	4b02      	ldr	r3, [pc, #8]	; (8000ca4 <HAL_GetTick+0x10>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr
 8000ca4:	200001b4 	.word	0x200001b4

08000ca8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cb0:	f7ff fff0 	bl	8000c94 <HAL_GetTick>
 8000cb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cc0:	d005      	beq.n	8000cce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cc2:	4b0a      	ldr	r3, [pc, #40]	; (8000cec <HAL_Delay+0x44>)
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	4413      	add	r3, r2
 8000ccc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cce:	bf00      	nop
 8000cd0:	f7ff ffe0 	bl	8000c94 <HAL_GetTick>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	68fa      	ldr	r2, [r7, #12]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d8f7      	bhi.n	8000cd0 <HAL_Delay+0x28>
  {
  }
}
 8000ce0:	bf00      	nop
 8000ce2:	bf00      	nop
 8000ce4:	3710      	adds	r7, #16
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	20000040 	.word	0x20000040

08000cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <__NVIC_SetPriorityGrouping+0x44>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d06:	68ba      	ldr	r2, [r7, #8]
 8000d08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d22:	4a04      	ldr	r2, [pc, #16]	; (8000d34 <__NVIC_SetPriorityGrouping+0x44>)
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	60d3      	str	r3, [r2, #12]
}
 8000d28:	bf00      	nop
 8000d2a:	3714      	adds	r7, #20
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d3c:	4b04      	ldr	r3, [pc, #16]	; (8000d50 <__NVIC_GetPriorityGrouping+0x18>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	0a1b      	lsrs	r3, r3, #8
 8000d42:	f003 0307 	and.w	r3, r3, #7
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bc80      	pop	{r7}
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	db0b      	blt.n	8000d7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	f003 021f 	and.w	r2, r3, #31
 8000d6c:	4906      	ldr	r1, [pc, #24]	; (8000d88 <__NVIC_EnableIRQ+0x34>)
 8000d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d72:	095b      	lsrs	r3, r3, #5
 8000d74:	2001      	movs	r0, #1
 8000d76:	fa00 f202 	lsl.w	r2, r0, r2
 8000d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr
 8000d88:	e000e100 	.word	0xe000e100

08000d8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	6039      	str	r1, [r7, #0]
 8000d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	db0a      	blt.n	8000db6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	490c      	ldr	r1, [pc, #48]	; (8000dd8 <__NVIC_SetPriority+0x4c>)
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	0112      	lsls	r2, r2, #4
 8000dac:	b2d2      	uxtb	r2, r2
 8000dae:	440b      	add	r3, r1
 8000db0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000db4:	e00a      	b.n	8000dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	4908      	ldr	r1, [pc, #32]	; (8000ddc <__NVIC_SetPriority+0x50>)
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	f003 030f 	and.w	r3, r3, #15
 8000dc2:	3b04      	subs	r3, #4
 8000dc4:	0112      	lsls	r2, r2, #4
 8000dc6:	b2d2      	uxtb	r2, r2
 8000dc8:	440b      	add	r3, r1
 8000dca:	761a      	strb	r2, [r3, #24]
}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bc80      	pop	{r7}
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	e000e100 	.word	0xe000e100
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b089      	sub	sp, #36	; 0x24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df4:	69fb      	ldr	r3, [r7, #28]
 8000df6:	f1c3 0307 	rsb	r3, r3, #7
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	bf28      	it	cs
 8000dfe:	2304      	movcs	r3, #4
 8000e00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	3304      	adds	r3, #4
 8000e06:	2b06      	cmp	r3, #6
 8000e08:	d902      	bls.n	8000e10 <NVIC_EncodePriority+0x30>
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	3b03      	subs	r3, #3
 8000e0e:	e000      	b.n	8000e12 <NVIC_EncodePriority+0x32>
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e14:	f04f 32ff 	mov.w	r2, #4294967295
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	43da      	mvns	r2, r3
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	401a      	ands	r2, r3
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e28:	f04f 31ff 	mov.w	r1, #4294967295
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e32:	43d9      	mvns	r1, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	4313      	orrs	r3, r2
         );
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3724      	adds	r7, #36	; 0x24
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr

08000e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e54:	d301      	bcc.n	8000e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e56:	2301      	movs	r3, #1
 8000e58:	e00f      	b.n	8000e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	; (8000e84 <SysTick_Config+0x40>)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e62:	210f      	movs	r1, #15
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295
 8000e68:	f7ff ff90 	bl	8000d8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <SysTick_Config+0x40>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <SysTick_Config+0x40>)
 8000e74:	2207      	movs	r2, #7
 8000e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	e000e010 	.word	0xe000e010

08000e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e90:	6878      	ldr	r0, [r7, #4]
 8000e92:	f7ff ff2d 	bl	8000cf0 <__NVIC_SetPriorityGrouping>
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b086      	sub	sp, #24
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	607a      	str	r2, [r7, #4]
 8000eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eb0:	f7ff ff42 	bl	8000d38 <__NVIC_GetPriorityGrouping>
 8000eb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	68b9      	ldr	r1, [r7, #8]
 8000eba:	6978      	ldr	r0, [r7, #20]
 8000ebc:	f7ff ff90 	bl	8000de0 <NVIC_EncodePriority>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec6:	4611      	mov	r1, r2
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff5f 	bl	8000d8c <__NVIC_SetPriority>
}
 8000ece:	bf00      	nop
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	4603      	mov	r3, r0
 8000ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff35 	bl	8000d54 <__NVIC_EnableIRQ>
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff ffa2 	bl	8000e44 <SysTick_Config>
 8000f00:	4603      	mov	r3, r0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b08b      	sub	sp, #44	; 0x2c
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f16:	2300      	movs	r3, #0
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f1e:	e148      	b.n	80011b2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f20:	2201      	movs	r2, #1
 8000f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	69fa      	ldr	r2, [r7, #28]
 8000f30:	4013      	ands	r3, r2
 8000f32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f34:	69ba      	ldr	r2, [r7, #24]
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	f040 8137 	bne.w	80011ac <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	4aa3      	ldr	r2, [pc, #652]	; (80011d0 <HAL_GPIO_Init+0x2c4>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d05e      	beq.n	8001006 <HAL_GPIO_Init+0xfa>
 8000f48:	4aa1      	ldr	r2, [pc, #644]	; (80011d0 <HAL_GPIO_Init+0x2c4>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d875      	bhi.n	800103a <HAL_GPIO_Init+0x12e>
 8000f4e:	4aa1      	ldr	r2, [pc, #644]	; (80011d4 <HAL_GPIO_Init+0x2c8>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d058      	beq.n	8001006 <HAL_GPIO_Init+0xfa>
 8000f54:	4a9f      	ldr	r2, [pc, #636]	; (80011d4 <HAL_GPIO_Init+0x2c8>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d86f      	bhi.n	800103a <HAL_GPIO_Init+0x12e>
 8000f5a:	4a9f      	ldr	r2, [pc, #636]	; (80011d8 <HAL_GPIO_Init+0x2cc>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d052      	beq.n	8001006 <HAL_GPIO_Init+0xfa>
 8000f60:	4a9d      	ldr	r2, [pc, #628]	; (80011d8 <HAL_GPIO_Init+0x2cc>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d869      	bhi.n	800103a <HAL_GPIO_Init+0x12e>
 8000f66:	4a9d      	ldr	r2, [pc, #628]	; (80011dc <HAL_GPIO_Init+0x2d0>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d04c      	beq.n	8001006 <HAL_GPIO_Init+0xfa>
 8000f6c:	4a9b      	ldr	r2, [pc, #620]	; (80011dc <HAL_GPIO_Init+0x2d0>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d863      	bhi.n	800103a <HAL_GPIO_Init+0x12e>
 8000f72:	4a9b      	ldr	r2, [pc, #620]	; (80011e0 <HAL_GPIO_Init+0x2d4>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d046      	beq.n	8001006 <HAL_GPIO_Init+0xfa>
 8000f78:	4a99      	ldr	r2, [pc, #612]	; (80011e0 <HAL_GPIO_Init+0x2d4>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d85d      	bhi.n	800103a <HAL_GPIO_Init+0x12e>
 8000f7e:	2b12      	cmp	r3, #18
 8000f80:	d82a      	bhi.n	8000fd8 <HAL_GPIO_Init+0xcc>
 8000f82:	2b12      	cmp	r3, #18
 8000f84:	d859      	bhi.n	800103a <HAL_GPIO_Init+0x12e>
 8000f86:	a201      	add	r2, pc, #4	; (adr r2, 8000f8c <HAL_GPIO_Init+0x80>)
 8000f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f8c:	08001007 	.word	0x08001007
 8000f90:	08000fe1 	.word	0x08000fe1
 8000f94:	08000ff3 	.word	0x08000ff3
 8000f98:	08001035 	.word	0x08001035
 8000f9c:	0800103b 	.word	0x0800103b
 8000fa0:	0800103b 	.word	0x0800103b
 8000fa4:	0800103b 	.word	0x0800103b
 8000fa8:	0800103b 	.word	0x0800103b
 8000fac:	0800103b 	.word	0x0800103b
 8000fb0:	0800103b 	.word	0x0800103b
 8000fb4:	0800103b 	.word	0x0800103b
 8000fb8:	0800103b 	.word	0x0800103b
 8000fbc:	0800103b 	.word	0x0800103b
 8000fc0:	0800103b 	.word	0x0800103b
 8000fc4:	0800103b 	.word	0x0800103b
 8000fc8:	0800103b 	.word	0x0800103b
 8000fcc:	0800103b 	.word	0x0800103b
 8000fd0:	08000fe9 	.word	0x08000fe9
 8000fd4:	08000ffd 	.word	0x08000ffd
 8000fd8:	4a82      	ldr	r2, [pc, #520]	; (80011e4 <HAL_GPIO_Init+0x2d8>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d013      	beq.n	8001006 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fde:	e02c      	b.n	800103a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	623b      	str	r3, [r7, #32]
          break;
 8000fe6:	e029      	b.n	800103c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	3304      	adds	r3, #4
 8000fee:	623b      	str	r3, [r7, #32]
          break;
 8000ff0:	e024      	b.n	800103c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	68db      	ldr	r3, [r3, #12]
 8000ff6:	3308      	adds	r3, #8
 8000ff8:	623b      	str	r3, [r7, #32]
          break;
 8000ffa:	e01f      	b.n	800103c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	330c      	adds	r3, #12
 8001002:	623b      	str	r3, [r7, #32]
          break;
 8001004:	e01a      	b.n	800103c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d102      	bne.n	8001014 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800100e:	2304      	movs	r3, #4
 8001010:	623b      	str	r3, [r7, #32]
          break;
 8001012:	e013      	b.n	800103c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	2b01      	cmp	r3, #1
 800101a:	d105      	bne.n	8001028 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800101c:	2308      	movs	r3, #8
 800101e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	69fa      	ldr	r2, [r7, #28]
 8001024:	611a      	str	r2, [r3, #16]
          break;
 8001026:	e009      	b.n	800103c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001028:	2308      	movs	r3, #8
 800102a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	69fa      	ldr	r2, [r7, #28]
 8001030:	615a      	str	r2, [r3, #20]
          break;
 8001032:	e003      	b.n	800103c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001034:	2300      	movs	r3, #0
 8001036:	623b      	str	r3, [r7, #32]
          break;
 8001038:	e000      	b.n	800103c <HAL_GPIO_Init+0x130>
          break;
 800103a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	2bff      	cmp	r3, #255	; 0xff
 8001040:	d801      	bhi.n	8001046 <HAL_GPIO_Init+0x13a>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	e001      	b.n	800104a <HAL_GPIO_Init+0x13e>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3304      	adds	r3, #4
 800104a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	2bff      	cmp	r3, #255	; 0xff
 8001050:	d802      	bhi.n	8001058 <HAL_GPIO_Init+0x14c>
 8001052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	e002      	b.n	800105e <HAL_GPIO_Init+0x152>
 8001058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800105a:	3b08      	subs	r3, #8
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	210f      	movs	r1, #15
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	fa01 f303 	lsl.w	r3, r1, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	401a      	ands	r2, r3
 8001070:	6a39      	ldr	r1, [r7, #32]
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	fa01 f303 	lsl.w	r3, r1, r3
 8001078:	431a      	orrs	r2, r3
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001086:	2b00      	cmp	r3, #0
 8001088:	f000 8090 	beq.w	80011ac <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800108c:	4b56      	ldr	r3, [pc, #344]	; (80011e8 <HAL_GPIO_Init+0x2dc>)
 800108e:	699b      	ldr	r3, [r3, #24]
 8001090:	4a55      	ldr	r2, [pc, #340]	; (80011e8 <HAL_GPIO_Init+0x2dc>)
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	6193      	str	r3, [r2, #24]
 8001098:	4b53      	ldr	r3, [pc, #332]	; (80011e8 <HAL_GPIO_Init+0x2dc>)
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	60bb      	str	r3, [r7, #8]
 80010a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010a4:	4a51      	ldr	r2, [pc, #324]	; (80011ec <HAL_GPIO_Init+0x2e0>)
 80010a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a8:	089b      	lsrs	r3, r3, #2
 80010aa:	3302      	adds	r3, #2
 80010ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b4:	f003 0303 	and.w	r3, r3, #3
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	220f      	movs	r2, #15
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	43db      	mvns	r3, r3
 80010c2:	68fa      	ldr	r2, [r7, #12]
 80010c4:	4013      	ands	r3, r2
 80010c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4a49      	ldr	r2, [pc, #292]	; (80011f0 <HAL_GPIO_Init+0x2e4>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d00d      	beq.n	80010ec <HAL_GPIO_Init+0x1e0>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4a48      	ldr	r2, [pc, #288]	; (80011f4 <HAL_GPIO_Init+0x2e8>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d007      	beq.n	80010e8 <HAL_GPIO_Init+0x1dc>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a47      	ldr	r2, [pc, #284]	; (80011f8 <HAL_GPIO_Init+0x2ec>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d101      	bne.n	80010e4 <HAL_GPIO_Init+0x1d8>
 80010e0:	2302      	movs	r3, #2
 80010e2:	e004      	b.n	80010ee <HAL_GPIO_Init+0x1e2>
 80010e4:	2303      	movs	r3, #3
 80010e6:	e002      	b.n	80010ee <HAL_GPIO_Init+0x1e2>
 80010e8:	2301      	movs	r3, #1
 80010ea:	e000      	b.n	80010ee <HAL_GPIO_Init+0x1e2>
 80010ec:	2300      	movs	r3, #0
 80010ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010f0:	f002 0203 	and.w	r2, r2, #3
 80010f4:	0092      	lsls	r2, r2, #2
 80010f6:	4093      	lsls	r3, r2
 80010f8:	68fa      	ldr	r2, [r7, #12]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010fe:	493b      	ldr	r1, [pc, #236]	; (80011ec <HAL_GPIO_Init+0x2e0>)
 8001100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001102:	089b      	lsrs	r3, r3, #2
 8001104:	3302      	adds	r3, #2
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001114:	2b00      	cmp	r3, #0
 8001116:	d006      	beq.n	8001126 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001118:	4b38      	ldr	r3, [pc, #224]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4937      	ldr	r1, [pc, #220]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	4313      	orrs	r3, r2
 8001122:	600b      	str	r3, [r1, #0]
 8001124:	e006      	b.n	8001134 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001126:	4b35      	ldr	r3, [pc, #212]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	43db      	mvns	r3, r3
 800112e:	4933      	ldr	r1, [pc, #204]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001130:	4013      	ands	r3, r2
 8001132:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113c:	2b00      	cmp	r3, #0
 800113e:	d006      	beq.n	800114e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001140:	4b2e      	ldr	r3, [pc, #184]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	492d      	ldr	r1, [pc, #180]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	4313      	orrs	r3, r2
 800114a:	604b      	str	r3, [r1, #4]
 800114c:	e006      	b.n	800115c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800114e:	4b2b      	ldr	r3, [pc, #172]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001150:	685a      	ldr	r2, [r3, #4]
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	43db      	mvns	r3, r3
 8001156:	4929      	ldr	r1, [pc, #164]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001158:	4013      	ands	r3, r2
 800115a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001164:	2b00      	cmp	r3, #0
 8001166:	d006      	beq.n	8001176 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001168:	4b24      	ldr	r3, [pc, #144]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 800116a:	689a      	ldr	r2, [r3, #8]
 800116c:	4923      	ldr	r1, [pc, #140]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	4313      	orrs	r3, r2
 8001172:	608b      	str	r3, [r1, #8]
 8001174:	e006      	b.n	8001184 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001176:	4b21      	ldr	r3, [pc, #132]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001178:	689a      	ldr	r2, [r3, #8]
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	43db      	mvns	r3, r3
 800117e:	491f      	ldr	r1, [pc, #124]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001180:	4013      	ands	r3, r2
 8001182:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d006      	beq.n	800119e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001190:	4b1a      	ldr	r3, [pc, #104]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001192:	68da      	ldr	r2, [r3, #12]
 8001194:	4919      	ldr	r1, [pc, #100]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	4313      	orrs	r3, r2
 800119a:	60cb      	str	r3, [r1, #12]
 800119c:	e006      	b.n	80011ac <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800119e:	4b17      	ldr	r3, [pc, #92]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 80011a0:	68da      	ldr	r2, [r3, #12]
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	43db      	mvns	r3, r3
 80011a6:	4915      	ldr	r1, [pc, #84]	; (80011fc <HAL_GPIO_Init+0x2f0>)
 80011a8:	4013      	ands	r3, r2
 80011aa:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80011ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ae:	3301      	adds	r3, #1
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b8:	fa22 f303 	lsr.w	r3, r2, r3
 80011bc:	2b00      	cmp	r3, #0
 80011be:	f47f aeaf 	bne.w	8000f20 <HAL_GPIO_Init+0x14>
  }
}
 80011c2:	bf00      	nop
 80011c4:	bf00      	nop
 80011c6:	372c      	adds	r7, #44	; 0x2c
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	10320000 	.word	0x10320000
 80011d4:	10310000 	.word	0x10310000
 80011d8:	10220000 	.word	0x10220000
 80011dc:	10210000 	.word	0x10210000
 80011e0:	10120000 	.word	0x10120000
 80011e4:	10110000 	.word	0x10110000
 80011e8:	40021000 	.word	0x40021000
 80011ec:	40010000 	.word	0x40010000
 80011f0:	40010800 	.word	0x40010800
 80011f4:	40010c00 	.word	0x40010c00
 80011f8:	40011000 	.word	0x40011000
 80011fc:	40010400 	.word	0x40010400

08001200 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689a      	ldr	r2, [r3, #8]
 8001210:	887b      	ldrh	r3, [r7, #2]
 8001212:	4013      	ands	r3, r2
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001218:	2301      	movs	r3, #1
 800121a:	73fb      	strb	r3, [r7, #15]
 800121c:	e001      	b.n	8001222 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800121e:	2300      	movs	r3, #0
 8001220:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001222:	7bfb      	ldrb	r3, [r7, #15]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr

0800122e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800122e:	b480      	push	{r7}
 8001230:	b083      	sub	sp, #12
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
 8001236:	460b      	mov	r3, r1
 8001238:	807b      	strh	r3, [r7, #2]
 800123a:	4613      	mov	r3, r2
 800123c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800123e:	787b      	ldrb	r3, [r7, #1]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d003      	beq.n	800124c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001244:	887a      	ldrh	r2, [r7, #2]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800124a:	e003      	b.n	8001254 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800124c:	887b      	ldrh	r3, [r7, #2]
 800124e:	041a      	lsls	r2, r3, #16
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	611a      	str	r2, [r3, #16]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
	...

08001260 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d101      	bne.n	8001272 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e26c      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	2b00      	cmp	r3, #0
 800127c:	f000 8087 	beq.w	800138e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001280:	4b92      	ldr	r3, [pc, #584]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f003 030c 	and.w	r3, r3, #12
 8001288:	2b04      	cmp	r3, #4
 800128a:	d00c      	beq.n	80012a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800128c:	4b8f      	ldr	r3, [pc, #572]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f003 030c 	and.w	r3, r3, #12
 8001294:	2b08      	cmp	r3, #8
 8001296:	d112      	bne.n	80012be <HAL_RCC_OscConfig+0x5e>
 8001298:	4b8c      	ldr	r3, [pc, #560]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012a4:	d10b      	bne.n	80012be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a6:	4b89      	ldr	r3, [pc, #548]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d06c      	beq.n	800138c <HAL_RCC_OscConfig+0x12c>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d168      	bne.n	800138c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e246      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012c6:	d106      	bne.n	80012d6 <HAL_RCC_OscConfig+0x76>
 80012c8:	4b80      	ldr	r3, [pc, #512]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a7f      	ldr	r2, [pc, #508]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80012ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	e02e      	b.n	8001334 <HAL_RCC_OscConfig+0xd4>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d10c      	bne.n	80012f8 <HAL_RCC_OscConfig+0x98>
 80012de:	4b7b      	ldr	r3, [pc, #492]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a7a      	ldr	r2, [pc, #488]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80012e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	4b78      	ldr	r3, [pc, #480]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a77      	ldr	r2, [pc, #476]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80012f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012f4:	6013      	str	r3, [r2, #0]
 80012f6:	e01d      	b.n	8001334 <HAL_RCC_OscConfig+0xd4>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001300:	d10c      	bne.n	800131c <HAL_RCC_OscConfig+0xbc>
 8001302:	4b72      	ldr	r3, [pc, #456]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a71      	ldr	r2, [pc, #452]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001308:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	4b6f      	ldr	r3, [pc, #444]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a6e      	ldr	r2, [pc, #440]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	e00b      	b.n	8001334 <HAL_RCC_OscConfig+0xd4>
 800131c:	4b6b      	ldr	r3, [pc, #428]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a6a      	ldr	r2, [pc, #424]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	4b68      	ldr	r3, [pc, #416]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a67      	ldr	r2, [pc, #412]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 800132e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001332:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d013      	beq.n	8001364 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133c:	f7ff fcaa 	bl	8000c94 <HAL_GetTick>
 8001340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001342:	e008      	b.n	8001356 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001344:	f7ff fca6 	bl	8000c94 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b64      	cmp	r3, #100	; 0x64
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e1fa      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001356:	4b5d      	ldr	r3, [pc, #372]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d0f0      	beq.n	8001344 <HAL_RCC_OscConfig+0xe4>
 8001362:	e014      	b.n	800138e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001364:	f7ff fc96 	bl	8000c94 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800136c:	f7ff fc92 	bl	8000c94 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b64      	cmp	r3, #100	; 0x64
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e1e6      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800137e:	4b53      	ldr	r3, [pc, #332]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f0      	bne.n	800136c <HAL_RCC_OscConfig+0x10c>
 800138a:	e000      	b.n	800138e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d063      	beq.n	8001462 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800139a:	4b4c      	ldr	r3, [pc, #304]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f003 030c 	and.w	r3, r3, #12
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d00b      	beq.n	80013be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013a6:	4b49      	ldr	r3, [pc, #292]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f003 030c 	and.w	r3, r3, #12
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d11c      	bne.n	80013ec <HAL_RCC_OscConfig+0x18c>
 80013b2:	4b46      	ldr	r3, [pc, #280]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d116      	bne.n	80013ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013be:	4b43      	ldr	r3, [pc, #268]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d005      	beq.n	80013d6 <HAL_RCC_OscConfig+0x176>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	691b      	ldr	r3, [r3, #16]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d001      	beq.n	80013d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e1ba      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d6:	4b3d      	ldr	r3, [pc, #244]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	695b      	ldr	r3, [r3, #20]
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	4939      	ldr	r1, [pc, #228]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ea:	e03a      	b.n	8001462 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d020      	beq.n	8001436 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013f4:	4b36      	ldr	r3, [pc, #216]	; (80014d0 <HAL_RCC_OscConfig+0x270>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013fa:	f7ff fc4b 	bl	8000c94 <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001402:	f7ff fc47 	bl	8000c94 <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e19b      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001414:	4b2d      	ldr	r3, [pc, #180]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 0302 	and.w	r3, r3, #2
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0f0      	beq.n	8001402 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001420:	4b2a      	ldr	r3, [pc, #168]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	695b      	ldr	r3, [r3, #20]
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	4927      	ldr	r1, [pc, #156]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001430:	4313      	orrs	r3, r2
 8001432:	600b      	str	r3, [r1, #0]
 8001434:	e015      	b.n	8001462 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001436:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <HAL_RCC_OscConfig+0x270>)
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143c:	f7ff fc2a 	bl	8000c94 <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001444:	f7ff fc26 	bl	8000c94 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e17a      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001456:	4b1d      	ldr	r3, [pc, #116]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f0      	bne.n	8001444 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0308 	and.w	r3, r3, #8
 800146a:	2b00      	cmp	r3, #0
 800146c:	d03a      	beq.n	80014e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d019      	beq.n	80014aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001476:	4b17      	ldr	r3, [pc, #92]	; (80014d4 <HAL_RCC_OscConfig+0x274>)
 8001478:	2201      	movs	r2, #1
 800147a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800147c:	f7ff fc0a 	bl	8000c94 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001484:	f7ff fc06 	bl	8000c94 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e15a      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001496:	4b0d      	ldr	r3, [pc, #52]	; (80014cc <HAL_RCC_OscConfig+0x26c>)
 8001498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0f0      	beq.n	8001484 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014a2:	2001      	movs	r0, #1
 80014a4:	f000 fad8 	bl	8001a58 <RCC_Delay>
 80014a8:	e01c      	b.n	80014e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014aa:	4b0a      	ldr	r3, [pc, #40]	; (80014d4 <HAL_RCC_OscConfig+0x274>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b0:	f7ff fbf0 	bl	8000c94 <HAL_GetTick>
 80014b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b6:	e00f      	b.n	80014d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014b8:	f7ff fbec 	bl	8000c94 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d908      	bls.n	80014d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e140      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
 80014ca:	bf00      	nop
 80014cc:	40021000 	.word	0x40021000
 80014d0:	42420000 	.word	0x42420000
 80014d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014d8:	4b9e      	ldr	r3, [pc, #632]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80014da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1e9      	bne.n	80014b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0304 	and.w	r3, r3, #4
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	f000 80a6 	beq.w	800163e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014f2:	2300      	movs	r3, #0
 80014f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014f6:	4b97      	ldr	r3, [pc, #604]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d10d      	bne.n	800151e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001502:	4b94      	ldr	r3, [pc, #592]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	4a93      	ldr	r2, [pc, #588]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800150c:	61d3      	str	r3, [r2, #28]
 800150e:	4b91      	ldr	r3, [pc, #580]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800151a:	2301      	movs	r3, #1
 800151c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800151e:	4b8e      	ldr	r3, [pc, #568]	; (8001758 <HAL_RCC_OscConfig+0x4f8>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001526:	2b00      	cmp	r3, #0
 8001528:	d118      	bne.n	800155c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800152a:	4b8b      	ldr	r3, [pc, #556]	; (8001758 <HAL_RCC_OscConfig+0x4f8>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a8a      	ldr	r2, [pc, #552]	; (8001758 <HAL_RCC_OscConfig+0x4f8>)
 8001530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001534:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001536:	f7ff fbad 	bl	8000c94 <HAL_GetTick>
 800153a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800153c:	e008      	b.n	8001550 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800153e:	f7ff fba9 	bl	8000c94 <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b64      	cmp	r3, #100	; 0x64
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e0fd      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001550:	4b81      	ldr	r3, [pc, #516]	; (8001758 <HAL_RCC_OscConfig+0x4f8>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001558:	2b00      	cmp	r3, #0
 800155a:	d0f0      	beq.n	800153e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d106      	bne.n	8001572 <HAL_RCC_OscConfig+0x312>
 8001564:	4b7b      	ldr	r3, [pc, #492]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001566:	6a1b      	ldr	r3, [r3, #32]
 8001568:	4a7a      	ldr	r2, [pc, #488]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 800156a:	f043 0301 	orr.w	r3, r3, #1
 800156e:	6213      	str	r3, [r2, #32]
 8001570:	e02d      	b.n	80015ce <HAL_RCC_OscConfig+0x36e>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	68db      	ldr	r3, [r3, #12]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d10c      	bne.n	8001594 <HAL_RCC_OscConfig+0x334>
 800157a:	4b76      	ldr	r3, [pc, #472]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	4a75      	ldr	r2, [pc, #468]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001580:	f023 0301 	bic.w	r3, r3, #1
 8001584:	6213      	str	r3, [r2, #32]
 8001586:	4b73      	ldr	r3, [pc, #460]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001588:	6a1b      	ldr	r3, [r3, #32]
 800158a:	4a72      	ldr	r2, [pc, #456]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 800158c:	f023 0304 	bic.w	r3, r3, #4
 8001590:	6213      	str	r3, [r2, #32]
 8001592:	e01c      	b.n	80015ce <HAL_RCC_OscConfig+0x36e>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	2b05      	cmp	r3, #5
 800159a:	d10c      	bne.n	80015b6 <HAL_RCC_OscConfig+0x356>
 800159c:	4b6d      	ldr	r3, [pc, #436]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 800159e:	6a1b      	ldr	r3, [r3, #32]
 80015a0:	4a6c      	ldr	r2, [pc, #432]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80015a2:	f043 0304 	orr.w	r3, r3, #4
 80015a6:	6213      	str	r3, [r2, #32]
 80015a8:	4b6a      	ldr	r3, [pc, #424]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80015aa:	6a1b      	ldr	r3, [r3, #32]
 80015ac:	4a69      	ldr	r2, [pc, #420]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	6213      	str	r3, [r2, #32]
 80015b4:	e00b      	b.n	80015ce <HAL_RCC_OscConfig+0x36e>
 80015b6:	4b67      	ldr	r3, [pc, #412]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	4a66      	ldr	r2, [pc, #408]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80015bc:	f023 0301 	bic.w	r3, r3, #1
 80015c0:	6213      	str	r3, [r2, #32]
 80015c2:	4b64      	ldr	r3, [pc, #400]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80015c4:	6a1b      	ldr	r3, [r3, #32]
 80015c6:	4a63      	ldr	r2, [pc, #396]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80015c8:	f023 0304 	bic.w	r3, r3, #4
 80015cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d015      	beq.n	8001602 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d6:	f7ff fb5d 	bl	8000c94 <HAL_GetTick>
 80015da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015dc:	e00a      	b.n	80015f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015de:	f7ff fb59 	bl	8000c94 <HAL_GetTick>
 80015e2:	4602      	mov	r2, r0
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	1ad3      	subs	r3, r2, r3
 80015e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d901      	bls.n	80015f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e0ab      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f4:	4b57      	ldr	r3, [pc, #348]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80015f6:	6a1b      	ldr	r3, [r3, #32]
 80015f8:	f003 0302 	and.w	r3, r3, #2
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d0ee      	beq.n	80015de <HAL_RCC_OscConfig+0x37e>
 8001600:	e014      	b.n	800162c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001602:	f7ff fb47 	bl	8000c94 <HAL_GetTick>
 8001606:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001608:	e00a      	b.n	8001620 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800160a:	f7ff fb43 	bl	8000c94 <HAL_GetTick>
 800160e:	4602      	mov	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	f241 3288 	movw	r2, #5000	; 0x1388
 8001618:	4293      	cmp	r3, r2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e095      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001620:	4b4c      	ldr	r3, [pc, #304]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001622:	6a1b      	ldr	r3, [r3, #32]
 8001624:	f003 0302 	and.w	r3, r3, #2
 8001628:	2b00      	cmp	r3, #0
 800162a:	d1ee      	bne.n	800160a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800162c:	7dfb      	ldrb	r3, [r7, #23]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d105      	bne.n	800163e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001632:	4b48      	ldr	r3, [pc, #288]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	4a47      	ldr	r2, [pc, #284]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001638:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800163c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 8081 	beq.w	800174a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001648:	4b42      	ldr	r3, [pc, #264]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 030c 	and.w	r3, r3, #12
 8001650:	2b08      	cmp	r3, #8
 8001652:	d061      	beq.n	8001718 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	69db      	ldr	r3, [r3, #28]
 8001658:	2b02      	cmp	r3, #2
 800165a:	d146      	bne.n	80016ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800165c:	4b3f      	ldr	r3, [pc, #252]	; (800175c <HAL_RCC_OscConfig+0x4fc>)
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001662:	f7ff fb17 	bl	8000c94 <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800166a:	f7ff fb13 	bl	8000c94 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e067      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800167c:	4b35      	ldr	r3, [pc, #212]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1f0      	bne.n	800166a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a1b      	ldr	r3, [r3, #32]
 800168c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001690:	d108      	bne.n	80016a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001692:	4b30      	ldr	r3, [pc, #192]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	492d      	ldr	r1, [pc, #180]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a4:	4b2b      	ldr	r3, [pc, #172]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a19      	ldr	r1, [r3, #32]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b4:	430b      	orrs	r3, r1
 80016b6:	4927      	ldr	r1, [pc, #156]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80016b8:	4313      	orrs	r3, r2
 80016ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016bc:	4b27      	ldr	r3, [pc, #156]	; (800175c <HAL_RCC_OscConfig+0x4fc>)
 80016be:	2201      	movs	r2, #1
 80016c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c2:	f7ff fae7 	bl	8000c94 <HAL_GetTick>
 80016c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ca:	f7ff fae3 	bl	8000c94 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e037      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016dc:	4b1d      	ldr	r3, [pc, #116]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d0f0      	beq.n	80016ca <HAL_RCC_OscConfig+0x46a>
 80016e8:	e02f      	b.n	800174a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ea:	4b1c      	ldr	r3, [pc, #112]	; (800175c <HAL_RCC_OscConfig+0x4fc>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f0:	f7ff fad0 	bl	8000c94 <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f8:	f7ff facc 	bl	8000c94 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e020      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800170a:	4b12      	ldr	r3, [pc, #72]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x498>
 8001716:	e018      	b.n	800174a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	69db      	ldr	r3, [r3, #28]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d101      	bne.n	8001724 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e013      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001724:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <HAL_RCC_OscConfig+0x4f4>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6a1b      	ldr	r3, [r3, #32]
 8001734:	429a      	cmp	r2, r3
 8001736:	d106      	bne.n	8001746 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001742:	429a      	cmp	r2, r3
 8001744:	d001      	beq.n	800174a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e000      	b.n	800174c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40021000 	.word	0x40021000
 8001758:	40007000 	.word	0x40007000
 800175c:	42420060 	.word	0x42420060

08001760 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d101      	bne.n	8001774 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e0d0      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001774:	4b6a      	ldr	r3, [pc, #424]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0307 	and.w	r3, r3, #7
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	429a      	cmp	r2, r3
 8001780:	d910      	bls.n	80017a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001782:	4b67      	ldr	r3, [pc, #412]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f023 0207 	bic.w	r2, r3, #7
 800178a:	4965      	ldr	r1, [pc, #404]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	4313      	orrs	r3, r2
 8001790:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001792:	4b63      	ldr	r3, [pc, #396]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	429a      	cmp	r2, r3
 800179e:	d001      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e0b8      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d020      	beq.n	80017f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d005      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017bc:	4b59      	ldr	r3, [pc, #356]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	4a58      	ldr	r2, [pc, #352]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0308 	and.w	r3, r3, #8
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d005      	beq.n	80017e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017d4:	4b53      	ldr	r3, [pc, #332]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	4a52      	ldr	r2, [pc, #328]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80017de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e0:	4b50      	ldr	r3, [pc, #320]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	494d      	ldr	r1, [pc, #308]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d040      	beq.n	8001880 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d107      	bne.n	8001816 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001806:	4b47      	ldr	r3, [pc, #284]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d115      	bne.n	800183e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e07f      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d107      	bne.n	800182e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800181e:	4b41      	ldr	r3, [pc, #260]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d109      	bne.n	800183e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e073      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800182e:	4b3d      	ldr	r3, [pc, #244]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d101      	bne.n	800183e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e06b      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800183e:	4b39      	ldr	r3, [pc, #228]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f023 0203 	bic.w	r2, r3, #3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	4936      	ldr	r1, [pc, #216]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001850:	f7ff fa20 	bl	8000c94 <HAL_GetTick>
 8001854:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001856:	e00a      	b.n	800186e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001858:	f7ff fa1c 	bl	8000c94 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	f241 3288 	movw	r2, #5000	; 0x1388
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e053      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800186e:	4b2d      	ldr	r3, [pc, #180]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f003 020c 	and.w	r2, r3, #12
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	429a      	cmp	r2, r3
 800187e:	d1eb      	bne.n	8001858 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001880:	4b27      	ldr	r3, [pc, #156]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0307 	and.w	r3, r3, #7
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	429a      	cmp	r2, r3
 800188c:	d210      	bcs.n	80018b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800188e:	4b24      	ldr	r3, [pc, #144]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f023 0207 	bic.w	r2, r3, #7
 8001896:	4922      	ldr	r1, [pc, #136]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	4313      	orrs	r3, r2
 800189c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800189e:	4b20      	ldr	r3, [pc, #128]	; (8001920 <HAL_RCC_ClockConfig+0x1c0>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d001      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e032      	b.n	8001916 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d008      	beq.n	80018ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018bc:	4b19      	ldr	r3, [pc, #100]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	4916      	ldr	r1, [pc, #88]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018ca:	4313      	orrs	r3, r2
 80018cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0308 	and.w	r3, r3, #8
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d009      	beq.n	80018ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018da:	4b12      	ldr	r3, [pc, #72]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	490e      	ldr	r1, [pc, #56]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018ee:	f000 f821 	bl	8001934 <HAL_RCC_GetSysClockFreq>
 80018f2:	4602      	mov	r2, r0
 80018f4:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <HAL_RCC_ClockConfig+0x1c4>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	091b      	lsrs	r3, r3, #4
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	490a      	ldr	r1, [pc, #40]	; (8001928 <HAL_RCC_ClockConfig+0x1c8>)
 8001900:	5ccb      	ldrb	r3, [r1, r3]
 8001902:	fa22 f303 	lsr.w	r3, r2, r3
 8001906:	4a09      	ldr	r2, [pc, #36]	; (800192c <HAL_RCC_ClockConfig+0x1cc>)
 8001908:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800190a:	4b09      	ldr	r3, [pc, #36]	; (8001930 <HAL_RCC_ClockConfig+0x1d0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff f97e 	bl	8000c10 <HAL_InitTick>

  return HAL_OK;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40022000 	.word	0x40022000
 8001924:	40021000 	.word	0x40021000
 8001928:	08003538 	.word	0x08003538
 800192c:	20000038 	.word	0x20000038
 8001930:	2000003c 	.word	0x2000003c

08001934 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001934:	b490      	push	{r4, r7}
 8001936:	b08a      	sub	sp, #40	; 0x28
 8001938:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800193a:	4b2a      	ldr	r3, [pc, #168]	; (80019e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800193c:	1d3c      	adds	r4, r7, #4
 800193e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001940:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001944:	f240 2301 	movw	r3, #513	; 0x201
 8001948:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
 800194e:	2300      	movs	r3, #0
 8001950:	61bb      	str	r3, [r7, #24]
 8001952:	2300      	movs	r3, #0
 8001954:	627b      	str	r3, [r7, #36]	; 0x24
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800195a:	2300      	movs	r3, #0
 800195c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800195e:	4b22      	ldr	r3, [pc, #136]	; (80019e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	f003 030c 	and.w	r3, r3, #12
 800196a:	2b04      	cmp	r3, #4
 800196c:	d002      	beq.n	8001974 <HAL_RCC_GetSysClockFreq+0x40>
 800196e:	2b08      	cmp	r3, #8
 8001970:	d003      	beq.n	800197a <HAL_RCC_GetSysClockFreq+0x46>
 8001972:	e02d      	b.n	80019d0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001974:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001976:	623b      	str	r3, [r7, #32]
      break;
 8001978:	e02d      	b.n	80019d6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	0c9b      	lsrs	r3, r3, #18
 800197e:	f003 030f 	and.w	r3, r3, #15
 8001982:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001986:	4413      	add	r3, r2
 8001988:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800198c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d013      	beq.n	80019c0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001998:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	0c5b      	lsrs	r3, r3, #17
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80019a6:	4413      	add	r3, r2
 80019a8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80019ac:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	4a0e      	ldr	r2, [pc, #56]	; (80019ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80019b2:	fb02 f203 	mul.w	r2, r2, r3
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019bc:	627b      	str	r3, [r7, #36]	; 0x24
 80019be:	e004      	b.n	80019ca <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	4a0b      	ldr	r2, [pc, #44]	; (80019f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80019c4:	fb02 f303 	mul.w	r3, r2, r3
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019cc:	623b      	str	r3, [r7, #32]
      break;
 80019ce:	e002      	b.n	80019d6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80019d2:	623b      	str	r3, [r7, #32]
      break;
 80019d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019d6:	6a3b      	ldr	r3, [r7, #32]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3728      	adds	r7, #40	; 0x28
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc90      	pop	{r4, r7}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	08003528 	.word	0x08003528
 80019e8:	40021000 	.word	0x40021000
 80019ec:	007a1200 	.word	0x007a1200
 80019f0:	003d0900 	.word	0x003d0900

080019f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019f8:	4b02      	ldr	r3, [pc, #8]	; (8001a04 <HAL_RCC_GetHCLKFreq+0x10>)
 80019fa:	681b      	ldr	r3, [r3, #0]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	20000038 	.word	0x20000038

08001a08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a0c:	f7ff fff2 	bl	80019f4 <HAL_RCC_GetHCLKFreq>
 8001a10:	4602      	mov	r2, r0
 8001a12:	4b05      	ldr	r3, [pc, #20]	; (8001a28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	0a1b      	lsrs	r3, r3, #8
 8001a18:	f003 0307 	and.w	r3, r3, #7
 8001a1c:	4903      	ldr	r1, [pc, #12]	; (8001a2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a1e:	5ccb      	ldrb	r3, [r1, r3]
 8001a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	08003548 	.word	0x08003548

08001a30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a34:	f7ff ffde 	bl	80019f4 <HAL_RCC_GetHCLKFreq>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	0adb      	lsrs	r3, r3, #11
 8001a40:	f003 0307 	and.w	r3, r3, #7
 8001a44:	4903      	ldr	r1, [pc, #12]	; (8001a54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a46:	5ccb      	ldrb	r3, [r1, r3]
 8001a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	08003548 	.word	0x08003548

08001a58 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <RCC_Delay+0x34>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a0a      	ldr	r2, [pc, #40]	; (8001a90 <RCC_Delay+0x38>)
 8001a66:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6a:	0a5b      	lsrs	r3, r3, #9
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	fb02 f303 	mul.w	r3, r2, r3
 8001a72:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a74:	bf00      	nop
  }
  while (Delay --);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	1e5a      	subs	r2, r3, #1
 8001a7a:	60fa      	str	r2, [r7, #12]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1f9      	bne.n	8001a74 <RCC_Delay+0x1c>
}
 8001a80:	bf00      	nop
 8001a82:	bf00      	nop
 8001a84:	3714      	adds	r7, #20
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr
 8001a8c:	20000038 	.word	0x20000038
 8001a90:	10624dd3 	.word	0x10624dd3

08001a94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d101      	bne.n	8001aa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e041      	b.n	8001b2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d106      	bne.n	8001ac0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7fe ff2c 	bl	8000918 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3304      	adds	r3, #4
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4610      	mov	r0, r2
 8001ad4:	f000 fa6a 	bl	8001fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d001      	beq.n	8001b4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e035      	b.n	8001bb8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2202      	movs	r2, #2
 8001b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68da      	ldr	r2, [r3, #12]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f042 0201 	orr.w	r2, r2, #1
 8001b62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a16      	ldr	r2, [pc, #88]	; (8001bc4 <HAL_TIM_Base_Start_IT+0x90>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d009      	beq.n	8001b82 <HAL_TIM_Base_Start_IT+0x4e>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b76:	d004      	beq.n	8001b82 <HAL_TIM_Base_Start_IT+0x4e>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a12      	ldr	r2, [pc, #72]	; (8001bc8 <HAL_TIM_Base_Start_IT+0x94>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d111      	bne.n	8001ba6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f003 0307 	and.w	r3, r3, #7
 8001b8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2b06      	cmp	r3, #6
 8001b92:	d010      	beq.n	8001bb6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f042 0201 	orr.w	r2, r2, #1
 8001ba2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba4:	e007      	b.n	8001bb6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f042 0201 	orr.w	r2, r2, #1
 8001bb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40012c00 	.word	0x40012c00
 8001bc8:	40000400 	.word	0x40000400

08001bcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d122      	bne.n	8001c28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d11b      	bne.n	8001c28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f06f 0202 	mvn.w	r2, #2
 8001bf8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	f003 0303 	and.w	r3, r3, #3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d003      	beq.n	8001c16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f9b1 	bl	8001f76 <HAL_TIM_IC_CaptureCallback>
 8001c14:	e005      	b.n	8001c22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f9a4 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f9b3 	bl	8001f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	f003 0304 	and.w	r3, r3, #4
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	d122      	bne.n	8001c7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	2b04      	cmp	r3, #4
 8001c42:	d11b      	bne.n	8001c7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f06f 0204 	mvn.w	r2, #4
 8001c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2202      	movs	r2, #2
 8001c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d003      	beq.n	8001c6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 f987 	bl	8001f76 <HAL_TIM_IC_CaptureCallback>
 8001c68:	e005      	b.n	8001c76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 f97a 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 f989 	bl	8001f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	f003 0308 	and.w	r3, r3, #8
 8001c86:	2b08      	cmp	r3, #8
 8001c88:	d122      	bne.n	8001cd0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	f003 0308 	and.w	r3, r3, #8
 8001c94:	2b08      	cmp	r3, #8
 8001c96:	d11b      	bne.n	8001cd0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f06f 0208 	mvn.w	r2, #8
 8001ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2204      	movs	r2, #4
 8001ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f000 f95d 	bl	8001f76 <HAL_TIM_IC_CaptureCallback>
 8001cbc:	e005      	b.n	8001cca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 f950 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f000 f95f 	bl	8001f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	f003 0310 	and.w	r3, r3, #16
 8001cda:	2b10      	cmp	r3, #16
 8001cdc:	d122      	bne.n	8001d24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	f003 0310 	and.w	r3, r3, #16
 8001ce8:	2b10      	cmp	r3, #16
 8001cea:	d11b      	bne.n	8001d24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f06f 0210 	mvn.w	r2, #16
 8001cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2208      	movs	r2, #8
 8001cfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d003      	beq.n	8001d12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 f933 	bl	8001f76 <HAL_TIM_IC_CaptureCallback>
 8001d10:	e005      	b.n	8001d1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f926 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 f935 	bl	8001f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d10e      	bne.n	8001d50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d107      	bne.n	8001d50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f06f 0201 	mvn.w	r2, #1
 8001d48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7fe ff10 	bl	8000b70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d5a:	2b80      	cmp	r3, #128	; 0x80
 8001d5c:	d10e      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d68:	2b80      	cmp	r3, #128	; 0x80
 8001d6a:	d107      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 fa67 	bl	800224a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d86:	2b40      	cmp	r3, #64	; 0x40
 8001d88:	d10e      	bne.n	8001da8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d94:	2b40      	cmp	r3, #64	; 0x40
 8001d96:	d107      	bne.n	8001da8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f8f9 	bl	8001f9a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	691b      	ldr	r3, [r3, #16]
 8001dae:	f003 0320 	and.w	r3, r3, #32
 8001db2:	2b20      	cmp	r3, #32
 8001db4:	d10e      	bne.n	8001dd4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	f003 0320 	and.w	r3, r3, #32
 8001dc0:	2b20      	cmp	r3, #32
 8001dc2:	d107      	bne.n	8001dd4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f06f 0220 	mvn.w	r2, #32
 8001dcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 fa32 	bl	8002238 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d101      	bne.n	8001df4 <HAL_TIM_ConfigClockSource+0x18>
 8001df0:	2302      	movs	r3, #2
 8001df2:	e0b3      	b.n	8001f5c <HAL_TIM_ConfigClockSource+0x180>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2202      	movs	r2, #2
 8001e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001e12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e1a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68fa      	ldr	r2, [r7, #12]
 8001e22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e2c:	d03e      	beq.n	8001eac <HAL_TIM_ConfigClockSource+0xd0>
 8001e2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e32:	f200 8087 	bhi.w	8001f44 <HAL_TIM_ConfigClockSource+0x168>
 8001e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e3a:	f000 8085 	beq.w	8001f48 <HAL_TIM_ConfigClockSource+0x16c>
 8001e3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e42:	d87f      	bhi.n	8001f44 <HAL_TIM_ConfigClockSource+0x168>
 8001e44:	2b70      	cmp	r3, #112	; 0x70
 8001e46:	d01a      	beq.n	8001e7e <HAL_TIM_ConfigClockSource+0xa2>
 8001e48:	2b70      	cmp	r3, #112	; 0x70
 8001e4a:	d87b      	bhi.n	8001f44 <HAL_TIM_ConfigClockSource+0x168>
 8001e4c:	2b60      	cmp	r3, #96	; 0x60
 8001e4e:	d050      	beq.n	8001ef2 <HAL_TIM_ConfigClockSource+0x116>
 8001e50:	2b60      	cmp	r3, #96	; 0x60
 8001e52:	d877      	bhi.n	8001f44 <HAL_TIM_ConfigClockSource+0x168>
 8001e54:	2b50      	cmp	r3, #80	; 0x50
 8001e56:	d03c      	beq.n	8001ed2 <HAL_TIM_ConfigClockSource+0xf6>
 8001e58:	2b50      	cmp	r3, #80	; 0x50
 8001e5a:	d873      	bhi.n	8001f44 <HAL_TIM_ConfigClockSource+0x168>
 8001e5c:	2b40      	cmp	r3, #64	; 0x40
 8001e5e:	d058      	beq.n	8001f12 <HAL_TIM_ConfigClockSource+0x136>
 8001e60:	2b40      	cmp	r3, #64	; 0x40
 8001e62:	d86f      	bhi.n	8001f44 <HAL_TIM_ConfigClockSource+0x168>
 8001e64:	2b30      	cmp	r3, #48	; 0x30
 8001e66:	d064      	beq.n	8001f32 <HAL_TIM_ConfigClockSource+0x156>
 8001e68:	2b30      	cmp	r3, #48	; 0x30
 8001e6a:	d86b      	bhi.n	8001f44 <HAL_TIM_ConfigClockSource+0x168>
 8001e6c:	2b20      	cmp	r3, #32
 8001e6e:	d060      	beq.n	8001f32 <HAL_TIM_ConfigClockSource+0x156>
 8001e70:	2b20      	cmp	r3, #32
 8001e72:	d867      	bhi.n	8001f44 <HAL_TIM_ConfigClockSource+0x168>
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d05c      	beq.n	8001f32 <HAL_TIM_ConfigClockSource+0x156>
 8001e78:	2b10      	cmp	r3, #16
 8001e7a:	d05a      	beq.n	8001f32 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001e7c:	e062      	b.n	8001f44 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6818      	ldr	r0, [r3, #0]
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	6899      	ldr	r1, [r3, #8]
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	f000 f95c 	bl	800214a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ea0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68fa      	ldr	r2, [r7, #12]
 8001ea8:	609a      	str	r2, [r3, #8]
      break;
 8001eaa:	e04e      	b.n	8001f4a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6818      	ldr	r0, [r3, #0]
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	6899      	ldr	r1, [r3, #8]
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685a      	ldr	r2, [r3, #4]
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	f000 f945 	bl	800214a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689a      	ldr	r2, [r3, #8]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ece:	609a      	str	r2, [r3, #8]
      break;
 8001ed0:	e03b      	b.n	8001f4a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6818      	ldr	r0, [r3, #0]
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	6859      	ldr	r1, [r3, #4]
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	f000 f8bc 	bl	800205c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2150      	movs	r1, #80	; 0x50
 8001eea:	4618      	mov	r0, r3
 8001eec:	f000 f913 	bl	8002116 <TIM_ITRx_SetConfig>
      break;
 8001ef0:	e02b      	b.n	8001f4a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6818      	ldr	r0, [r3, #0]
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	6859      	ldr	r1, [r3, #4]
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	461a      	mov	r2, r3
 8001f00:	f000 f8da 	bl	80020b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2160      	movs	r1, #96	; 0x60
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 f903 	bl	8002116 <TIM_ITRx_SetConfig>
      break;
 8001f10:	e01b      	b.n	8001f4a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6818      	ldr	r0, [r3, #0]
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	6859      	ldr	r1, [r3, #4]
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	f000 f89c 	bl	800205c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2140      	movs	r1, #64	; 0x40
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f000 f8f3 	bl	8002116 <TIM_ITRx_SetConfig>
      break;
 8001f30:	e00b      	b.n	8001f4a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	f000 f8ea 	bl	8002116 <TIM_ITRx_SetConfig>
        break;
 8001f42:	e002      	b.n	8001f4a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001f44:	bf00      	nop
 8001f46:	e000      	b.n	8001f4a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001f48:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3710      	adds	r7, #16
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr

08001f76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr

08001f9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fa2:	bf00      	nop
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr

08001fac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a25      	ldr	r2, [pc, #148]	; (8002054 <TIM_Base_SetConfig+0xa8>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d007      	beq.n	8001fd4 <TIM_Base_SetConfig+0x28>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fca:	d003      	beq.n	8001fd4 <TIM_Base_SetConfig+0x28>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a22      	ldr	r2, [pc, #136]	; (8002058 <TIM_Base_SetConfig+0xac>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d108      	bne.n	8001fe6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a1a      	ldr	r2, [pc, #104]	; (8002054 <TIM_Base_SetConfig+0xa8>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d007      	beq.n	8001ffe <TIM_Base_SetConfig+0x52>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ff4:	d003      	beq.n	8001ffe <TIM_Base_SetConfig+0x52>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a17      	ldr	r2, [pc, #92]	; (8002058 <TIM_Base_SetConfig+0xac>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d108      	bne.n	8002010 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002004:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	4313      	orrs	r3, r2
 800200e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	4313      	orrs	r3, r2
 800201c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	689a      	ldr	r2, [r3, #8]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a07      	ldr	r2, [pc, #28]	; (8002054 <TIM_Base_SetConfig+0xa8>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d103      	bne.n	8002044 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	691a      	ldr	r2, [r3, #16]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	615a      	str	r2, [r3, #20]
}
 800204a:	bf00      	nop
 800204c:	3714      	adds	r7, #20
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr
 8002054:	40012c00 	.word	0x40012c00
 8002058:	40000400 	.word	0x40000400

0800205c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800205c:	b480      	push	{r7}
 800205e:	b087      	sub	sp, #28
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	f023 0201 	bic.w	r2, r3, #1
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	011b      	lsls	r3, r3, #4
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	f023 030a 	bic.w	r3, r3, #10
 8002098:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800209a:	697a      	ldr	r2, [r7, #20]
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	4313      	orrs	r3, r2
 80020a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	621a      	str	r2, [r3, #32]
}
 80020ae:	bf00      	nop
 80020b0:	371c      	adds	r7, #28
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr

080020b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6a1b      	ldr	r3, [r3, #32]
 80020c8:	f023 0210 	bic.w	r2, r3, #16
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80020e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	031b      	lsls	r3, r3, #12
 80020e8:	697a      	ldr	r2, [r7, #20]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80020f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	011b      	lsls	r3, r3, #4
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	697a      	ldr	r2, [r7, #20]
 8002104:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	693a      	ldr	r2, [r7, #16]
 800210a:	621a      	str	r2, [r3, #32]
}
 800210c:	bf00      	nop
 800210e:	371c      	adds	r7, #28
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr

08002116 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002116:	b480      	push	{r7}
 8002118:	b085      	sub	sp, #20
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
 800211e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800212c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	4313      	orrs	r3, r2
 8002134:	f043 0307 	orr.w	r3, r3, #7
 8002138:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	609a      	str	r2, [r3, #8]
}
 8002140:	bf00      	nop
 8002142:	3714      	adds	r7, #20
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr

0800214a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800214a:	b480      	push	{r7}
 800214c:	b087      	sub	sp, #28
 800214e:	af00      	add	r7, sp, #0
 8002150:	60f8      	str	r0, [r7, #12]
 8002152:	60b9      	str	r1, [r7, #8]
 8002154:	607a      	str	r2, [r7, #4]
 8002156:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002164:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	021a      	lsls	r2, r3, #8
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	431a      	orrs	r2, r3
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	4313      	orrs	r3, r2
 8002172:	697a      	ldr	r2, [r7, #20]
 8002174:	4313      	orrs	r3, r2
 8002176:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	697a      	ldr	r2, [r7, #20]
 800217c:	609a      	str	r2, [r3, #8]
}
 800217e:	bf00      	nop
 8002180:	371c      	adds	r7, #28
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr

08002188 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002198:	2b01      	cmp	r3, #1
 800219a:	d101      	bne.n	80021a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800219c:	2302      	movs	r3, #2
 800219e:	e041      	b.n	8002224 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2201      	movs	r2, #1
 80021a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2202      	movs	r2, #2
 80021ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a14      	ldr	r2, [pc, #80]	; (8002230 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d009      	beq.n	80021f8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ec:	d004      	beq.n	80021f8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a10      	ldr	r2, [pc, #64]	; (8002234 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d10c      	bne.n	8002212 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	68ba      	ldr	r2, [r7, #8]
 8002206:	4313      	orrs	r3, r2
 8002208:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2201      	movs	r2, #1
 8002216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2200      	movs	r2, #0
 800221e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	bc80      	pop	{r7}
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40012c00 	.word	0x40012c00
 8002234:	40000400 	.word	0x40000400

08002238 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	bc80      	pop	{r7}
 8002248:	4770      	bx	lr

0800224a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800224a:	b480      	push	{r7}
 800224c:	b083      	sub	sp, #12
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	bc80      	pop	{r7}
 800225a:	4770      	bx	lr

0800225c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e03f      	b.n	80022ee <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b00      	cmp	r3, #0
 8002278:	d106      	bne.n	8002288 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7fe fb6c 	bl	8000960 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2224      	movs	r2, #36	; 0x24
 800228c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	68da      	ldr	r2, [r3, #12]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800229e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f000 f905 	bl	80024b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	691a      	ldr	r2, [r3, #16]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	695a      	ldr	r2, [r3, #20]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80022c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2220      	movs	r2, #32
 80022e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2220      	movs	r2, #32
 80022e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b08a      	sub	sp, #40	; 0x28
 80022fa:	af02      	add	r7, sp, #8
 80022fc:	60f8      	str	r0, [r7, #12]
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	603b      	str	r3, [r7, #0]
 8002302:	4613      	mov	r3, r2
 8002304:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b20      	cmp	r3, #32
 8002314:	d17c      	bne.n	8002410 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <HAL_UART_Transmit+0x2c>
 800231c:	88fb      	ldrh	r3, [r7, #6]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e075      	b.n	8002412 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800232c:	2b01      	cmp	r3, #1
 800232e:	d101      	bne.n	8002334 <HAL_UART_Transmit+0x3e>
 8002330:	2302      	movs	r3, #2
 8002332:	e06e      	b.n	8002412 <HAL_UART_Transmit+0x11c>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2221      	movs	r2, #33	; 0x21
 8002346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800234a:	f7fe fca3 	bl	8000c94 <HAL_GetTick>
 800234e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	88fa      	ldrh	r2, [r7, #6]
 8002354:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	88fa      	ldrh	r2, [r7, #6]
 800235a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002364:	d108      	bne.n	8002378 <HAL_UART_Transmit+0x82>
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d104      	bne.n	8002378 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	61bb      	str	r3, [r7, #24]
 8002376:	e003      	b.n	8002380 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800237c:	2300      	movs	r3, #0
 800237e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002388:	e02a      	b.n	80023e0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	2200      	movs	r2, #0
 8002392:	2180      	movs	r1, #128	; 0x80
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 f840 	bl	800241a <UART_WaitOnFlagUntilTimeout>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e036      	b.n	8002412 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d10b      	bne.n	80023c2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	881b      	ldrh	r3, [r3, #0]
 80023ae:	461a      	mov	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	3302      	adds	r3, #2
 80023be:	61bb      	str	r3, [r7, #24]
 80023c0:	e007      	b.n	80023d2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	781a      	ldrb	r2, [r3, #0]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	3301      	adds	r3, #1
 80023d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	3b01      	subs	r3, #1
 80023da:	b29a      	uxth	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1cf      	bne.n	800238a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	2200      	movs	r2, #0
 80023f2:	2140      	movs	r1, #64	; 0x40
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f000 f810 	bl	800241a <UART_WaitOnFlagUntilTimeout>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e006      	b.n	8002412 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2220      	movs	r2, #32
 8002408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800240c:	2300      	movs	r3, #0
 800240e:	e000      	b.n	8002412 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002410:	2302      	movs	r3, #2
  }
}
 8002412:	4618      	mov	r0, r3
 8002414:	3720      	adds	r7, #32
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b084      	sub	sp, #16
 800241e:	af00      	add	r7, sp, #0
 8002420:	60f8      	str	r0, [r7, #12]
 8002422:	60b9      	str	r1, [r7, #8]
 8002424:	603b      	str	r3, [r7, #0]
 8002426:	4613      	mov	r3, r2
 8002428:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800242a:	e02c      	b.n	8002486 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002432:	d028      	beq.n	8002486 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d007      	beq.n	800244a <UART_WaitOnFlagUntilTimeout+0x30>
 800243a:	f7fe fc2b 	bl	8000c94 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	429a      	cmp	r2, r3
 8002448:	d21d      	bcs.n	8002486 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68da      	ldr	r2, [r3, #12]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002458:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	695a      	ldr	r2, [r3, #20]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f022 0201 	bic.w	r2, r2, #1
 8002468:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2220      	movs	r2, #32
 800246e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2220      	movs	r2, #32
 8002476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e00f      	b.n	80024a6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	4013      	ands	r3, r2
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	429a      	cmp	r2, r3
 8002494:	bf0c      	ite	eq
 8002496:	2301      	moveq	r3, #1
 8002498:	2300      	movne	r3, #0
 800249a:	b2db      	uxtb	r3, r3
 800249c:	461a      	mov	r2, r3
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d0c3      	beq.n	800242c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
	...

080024b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	68da      	ldr	r2, [r3, #12]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	431a      	orrs	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	4313      	orrs	r3, r2
 80024de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80024ea:	f023 030c 	bic.w	r3, r3, #12
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	6812      	ldr	r2, [r2, #0]
 80024f2:	68b9      	ldr	r1, [r7, #8]
 80024f4:	430b      	orrs	r3, r1
 80024f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	695b      	ldr	r3, [r3, #20]
 80024fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	699a      	ldr	r2, [r3, #24]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a2c      	ldr	r2, [pc, #176]	; (80025c4 <UART_SetConfig+0x114>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d103      	bne.n	8002520 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002518:	f7ff fa8a 	bl	8001a30 <HAL_RCC_GetPCLK2Freq>
 800251c:	60f8      	str	r0, [r7, #12]
 800251e:	e002      	b.n	8002526 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002520:	f7ff fa72 	bl	8001a08 <HAL_RCC_GetPCLK1Freq>
 8002524:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	4613      	mov	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	009a      	lsls	r2, r3, #2
 8002530:	441a      	add	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	fbb2 f3f3 	udiv	r3, r2, r3
 800253c:	4a22      	ldr	r2, [pc, #136]	; (80025c8 <UART_SetConfig+0x118>)
 800253e:	fba2 2303 	umull	r2, r3, r2, r3
 8002542:	095b      	lsrs	r3, r3, #5
 8002544:	0119      	lsls	r1, r3, #4
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	4613      	mov	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	4413      	add	r3, r2
 800254e:	009a      	lsls	r2, r3, #2
 8002550:	441a      	add	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	fbb2 f2f3 	udiv	r2, r2, r3
 800255c:	4b1a      	ldr	r3, [pc, #104]	; (80025c8 <UART_SetConfig+0x118>)
 800255e:	fba3 0302 	umull	r0, r3, r3, r2
 8002562:	095b      	lsrs	r3, r3, #5
 8002564:	2064      	movs	r0, #100	; 0x64
 8002566:	fb00 f303 	mul.w	r3, r0, r3
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	011b      	lsls	r3, r3, #4
 800256e:	3332      	adds	r3, #50	; 0x32
 8002570:	4a15      	ldr	r2, [pc, #84]	; (80025c8 <UART_SetConfig+0x118>)
 8002572:	fba2 2303 	umull	r2, r3, r2, r3
 8002576:	095b      	lsrs	r3, r3, #5
 8002578:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800257c:	4419      	add	r1, r3
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	4613      	mov	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	009a      	lsls	r2, r3, #2
 8002588:	441a      	add	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	fbb2 f2f3 	udiv	r2, r2, r3
 8002594:	4b0c      	ldr	r3, [pc, #48]	; (80025c8 <UART_SetConfig+0x118>)
 8002596:	fba3 0302 	umull	r0, r3, r3, r2
 800259a:	095b      	lsrs	r3, r3, #5
 800259c:	2064      	movs	r0, #100	; 0x64
 800259e:	fb00 f303 	mul.w	r3, r0, r3
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	011b      	lsls	r3, r3, #4
 80025a6:	3332      	adds	r3, #50	; 0x32
 80025a8:	4a07      	ldr	r2, [pc, #28]	; (80025c8 <UART_SetConfig+0x118>)
 80025aa:	fba2 2303 	umull	r2, r3, r2, r3
 80025ae:	095b      	lsrs	r3, r3, #5
 80025b0:	f003 020f 	and.w	r2, r3, #15
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	440a      	add	r2, r1
 80025ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80025bc:	bf00      	nop
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40013800 	.word	0x40013800
 80025c8:	51eb851f 	.word	0x51eb851f

080025cc <__errno>:
 80025cc:	4b01      	ldr	r3, [pc, #4]	; (80025d4 <__errno+0x8>)
 80025ce:	6818      	ldr	r0, [r3, #0]
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	20000044 	.word	0x20000044

080025d8 <__libc_init_array>:
 80025d8:	b570      	push	{r4, r5, r6, lr}
 80025da:	2600      	movs	r6, #0
 80025dc:	4d0c      	ldr	r5, [pc, #48]	; (8002610 <__libc_init_array+0x38>)
 80025de:	4c0d      	ldr	r4, [pc, #52]	; (8002614 <__libc_init_array+0x3c>)
 80025e0:	1b64      	subs	r4, r4, r5
 80025e2:	10a4      	asrs	r4, r4, #2
 80025e4:	42a6      	cmp	r6, r4
 80025e6:	d109      	bne.n	80025fc <__libc_init_array+0x24>
 80025e8:	f000 ff82 	bl	80034f0 <_init>
 80025ec:	2600      	movs	r6, #0
 80025ee:	4d0a      	ldr	r5, [pc, #40]	; (8002618 <__libc_init_array+0x40>)
 80025f0:	4c0a      	ldr	r4, [pc, #40]	; (800261c <__libc_init_array+0x44>)
 80025f2:	1b64      	subs	r4, r4, r5
 80025f4:	10a4      	asrs	r4, r4, #2
 80025f6:	42a6      	cmp	r6, r4
 80025f8:	d105      	bne.n	8002606 <__libc_init_array+0x2e>
 80025fa:	bd70      	pop	{r4, r5, r6, pc}
 80025fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002600:	4798      	blx	r3
 8002602:	3601      	adds	r6, #1
 8002604:	e7ee      	b.n	80025e4 <__libc_init_array+0xc>
 8002606:	f855 3b04 	ldr.w	r3, [r5], #4
 800260a:	4798      	blx	r3
 800260c:	3601      	adds	r6, #1
 800260e:	e7f2      	b.n	80025f6 <__libc_init_array+0x1e>
 8002610:	080035e8 	.word	0x080035e8
 8002614:	080035e8 	.word	0x080035e8
 8002618:	080035e8 	.word	0x080035e8
 800261c:	080035ec 	.word	0x080035ec

08002620 <memset>:
 8002620:	4603      	mov	r3, r0
 8002622:	4402      	add	r2, r0
 8002624:	4293      	cmp	r3, r2
 8002626:	d100      	bne.n	800262a <memset+0xa>
 8002628:	4770      	bx	lr
 800262a:	f803 1b01 	strb.w	r1, [r3], #1
 800262e:	e7f9      	b.n	8002624 <memset+0x4>

08002630 <iprintf>:
 8002630:	b40f      	push	{r0, r1, r2, r3}
 8002632:	4b0a      	ldr	r3, [pc, #40]	; (800265c <iprintf+0x2c>)
 8002634:	b513      	push	{r0, r1, r4, lr}
 8002636:	681c      	ldr	r4, [r3, #0]
 8002638:	b124      	cbz	r4, 8002644 <iprintf+0x14>
 800263a:	69a3      	ldr	r3, [r4, #24]
 800263c:	b913      	cbnz	r3, 8002644 <iprintf+0x14>
 800263e:	4620      	mov	r0, r4
 8002640:	f000 f866 	bl	8002710 <__sinit>
 8002644:	ab05      	add	r3, sp, #20
 8002646:	4620      	mov	r0, r4
 8002648:	9a04      	ldr	r2, [sp, #16]
 800264a:	68a1      	ldr	r1, [r4, #8]
 800264c:	9301      	str	r3, [sp, #4]
 800264e:	f000 f981 	bl	8002954 <_vfiprintf_r>
 8002652:	b002      	add	sp, #8
 8002654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002658:	b004      	add	sp, #16
 800265a:	4770      	bx	lr
 800265c:	20000044 	.word	0x20000044

08002660 <std>:
 8002660:	2300      	movs	r3, #0
 8002662:	b510      	push	{r4, lr}
 8002664:	4604      	mov	r4, r0
 8002666:	e9c0 3300 	strd	r3, r3, [r0]
 800266a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800266e:	6083      	str	r3, [r0, #8]
 8002670:	8181      	strh	r1, [r0, #12]
 8002672:	6643      	str	r3, [r0, #100]	; 0x64
 8002674:	81c2      	strh	r2, [r0, #14]
 8002676:	6183      	str	r3, [r0, #24]
 8002678:	4619      	mov	r1, r3
 800267a:	2208      	movs	r2, #8
 800267c:	305c      	adds	r0, #92	; 0x5c
 800267e:	f7ff ffcf 	bl	8002620 <memset>
 8002682:	4b05      	ldr	r3, [pc, #20]	; (8002698 <std+0x38>)
 8002684:	6224      	str	r4, [r4, #32]
 8002686:	6263      	str	r3, [r4, #36]	; 0x24
 8002688:	4b04      	ldr	r3, [pc, #16]	; (800269c <std+0x3c>)
 800268a:	62a3      	str	r3, [r4, #40]	; 0x28
 800268c:	4b04      	ldr	r3, [pc, #16]	; (80026a0 <std+0x40>)
 800268e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002690:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <std+0x44>)
 8002692:	6323      	str	r3, [r4, #48]	; 0x30
 8002694:	bd10      	pop	{r4, pc}
 8002696:	bf00      	nop
 8002698:	08002f01 	.word	0x08002f01
 800269c:	08002f23 	.word	0x08002f23
 80026a0:	08002f5b 	.word	0x08002f5b
 80026a4:	08002f7f 	.word	0x08002f7f

080026a8 <_cleanup_r>:
 80026a8:	4901      	ldr	r1, [pc, #4]	; (80026b0 <_cleanup_r+0x8>)
 80026aa:	f000 b8af 	b.w	800280c <_fwalk_reent>
 80026ae:	bf00      	nop
 80026b0:	08003259 	.word	0x08003259

080026b4 <__sfmoreglue>:
 80026b4:	b570      	push	{r4, r5, r6, lr}
 80026b6:	2568      	movs	r5, #104	; 0x68
 80026b8:	1e4a      	subs	r2, r1, #1
 80026ba:	4355      	muls	r5, r2
 80026bc:	460e      	mov	r6, r1
 80026be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80026c2:	f000 f8c5 	bl	8002850 <_malloc_r>
 80026c6:	4604      	mov	r4, r0
 80026c8:	b140      	cbz	r0, 80026dc <__sfmoreglue+0x28>
 80026ca:	2100      	movs	r1, #0
 80026cc:	e9c0 1600 	strd	r1, r6, [r0]
 80026d0:	300c      	adds	r0, #12
 80026d2:	60a0      	str	r0, [r4, #8]
 80026d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80026d8:	f7ff ffa2 	bl	8002620 <memset>
 80026dc:	4620      	mov	r0, r4
 80026de:	bd70      	pop	{r4, r5, r6, pc}

080026e0 <__sfp_lock_acquire>:
 80026e0:	4801      	ldr	r0, [pc, #4]	; (80026e8 <__sfp_lock_acquire+0x8>)
 80026e2:	f000 b8b3 	b.w	800284c <__retarget_lock_acquire_recursive>
 80026e6:	bf00      	nop
 80026e8:	200001c0 	.word	0x200001c0

080026ec <__sfp_lock_release>:
 80026ec:	4801      	ldr	r0, [pc, #4]	; (80026f4 <__sfp_lock_release+0x8>)
 80026ee:	f000 b8ae 	b.w	800284e <__retarget_lock_release_recursive>
 80026f2:	bf00      	nop
 80026f4:	200001c0 	.word	0x200001c0

080026f8 <__sinit_lock_acquire>:
 80026f8:	4801      	ldr	r0, [pc, #4]	; (8002700 <__sinit_lock_acquire+0x8>)
 80026fa:	f000 b8a7 	b.w	800284c <__retarget_lock_acquire_recursive>
 80026fe:	bf00      	nop
 8002700:	200001bb 	.word	0x200001bb

08002704 <__sinit_lock_release>:
 8002704:	4801      	ldr	r0, [pc, #4]	; (800270c <__sinit_lock_release+0x8>)
 8002706:	f000 b8a2 	b.w	800284e <__retarget_lock_release_recursive>
 800270a:	bf00      	nop
 800270c:	200001bb 	.word	0x200001bb

08002710 <__sinit>:
 8002710:	b510      	push	{r4, lr}
 8002712:	4604      	mov	r4, r0
 8002714:	f7ff fff0 	bl	80026f8 <__sinit_lock_acquire>
 8002718:	69a3      	ldr	r3, [r4, #24]
 800271a:	b11b      	cbz	r3, 8002724 <__sinit+0x14>
 800271c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002720:	f7ff bff0 	b.w	8002704 <__sinit_lock_release>
 8002724:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002728:	6523      	str	r3, [r4, #80]	; 0x50
 800272a:	4b13      	ldr	r3, [pc, #76]	; (8002778 <__sinit+0x68>)
 800272c:	4a13      	ldr	r2, [pc, #76]	; (800277c <__sinit+0x6c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	62a2      	str	r2, [r4, #40]	; 0x28
 8002732:	42a3      	cmp	r3, r4
 8002734:	bf08      	it	eq
 8002736:	2301      	moveq	r3, #1
 8002738:	4620      	mov	r0, r4
 800273a:	bf08      	it	eq
 800273c:	61a3      	streq	r3, [r4, #24]
 800273e:	f000 f81f 	bl	8002780 <__sfp>
 8002742:	6060      	str	r0, [r4, #4]
 8002744:	4620      	mov	r0, r4
 8002746:	f000 f81b 	bl	8002780 <__sfp>
 800274a:	60a0      	str	r0, [r4, #8]
 800274c:	4620      	mov	r0, r4
 800274e:	f000 f817 	bl	8002780 <__sfp>
 8002752:	2200      	movs	r2, #0
 8002754:	2104      	movs	r1, #4
 8002756:	60e0      	str	r0, [r4, #12]
 8002758:	6860      	ldr	r0, [r4, #4]
 800275a:	f7ff ff81 	bl	8002660 <std>
 800275e:	2201      	movs	r2, #1
 8002760:	2109      	movs	r1, #9
 8002762:	68a0      	ldr	r0, [r4, #8]
 8002764:	f7ff ff7c 	bl	8002660 <std>
 8002768:	2202      	movs	r2, #2
 800276a:	2112      	movs	r1, #18
 800276c:	68e0      	ldr	r0, [r4, #12]
 800276e:	f7ff ff77 	bl	8002660 <std>
 8002772:	2301      	movs	r3, #1
 8002774:	61a3      	str	r3, [r4, #24]
 8002776:	e7d1      	b.n	800271c <__sinit+0xc>
 8002778:	08003550 	.word	0x08003550
 800277c:	080026a9 	.word	0x080026a9

08002780 <__sfp>:
 8002780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002782:	4607      	mov	r7, r0
 8002784:	f7ff ffac 	bl	80026e0 <__sfp_lock_acquire>
 8002788:	4b1e      	ldr	r3, [pc, #120]	; (8002804 <__sfp+0x84>)
 800278a:	681e      	ldr	r6, [r3, #0]
 800278c:	69b3      	ldr	r3, [r6, #24]
 800278e:	b913      	cbnz	r3, 8002796 <__sfp+0x16>
 8002790:	4630      	mov	r0, r6
 8002792:	f7ff ffbd 	bl	8002710 <__sinit>
 8002796:	3648      	adds	r6, #72	; 0x48
 8002798:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800279c:	3b01      	subs	r3, #1
 800279e:	d503      	bpl.n	80027a8 <__sfp+0x28>
 80027a0:	6833      	ldr	r3, [r6, #0]
 80027a2:	b30b      	cbz	r3, 80027e8 <__sfp+0x68>
 80027a4:	6836      	ldr	r6, [r6, #0]
 80027a6:	e7f7      	b.n	8002798 <__sfp+0x18>
 80027a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80027ac:	b9d5      	cbnz	r5, 80027e4 <__sfp+0x64>
 80027ae:	4b16      	ldr	r3, [pc, #88]	; (8002808 <__sfp+0x88>)
 80027b0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80027b4:	60e3      	str	r3, [r4, #12]
 80027b6:	6665      	str	r5, [r4, #100]	; 0x64
 80027b8:	f000 f847 	bl	800284a <__retarget_lock_init_recursive>
 80027bc:	f7ff ff96 	bl	80026ec <__sfp_lock_release>
 80027c0:	2208      	movs	r2, #8
 80027c2:	4629      	mov	r1, r5
 80027c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80027c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80027cc:	6025      	str	r5, [r4, #0]
 80027ce:	61a5      	str	r5, [r4, #24]
 80027d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80027d4:	f7ff ff24 	bl	8002620 <memset>
 80027d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80027dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80027e0:	4620      	mov	r0, r4
 80027e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027e4:	3468      	adds	r4, #104	; 0x68
 80027e6:	e7d9      	b.n	800279c <__sfp+0x1c>
 80027e8:	2104      	movs	r1, #4
 80027ea:	4638      	mov	r0, r7
 80027ec:	f7ff ff62 	bl	80026b4 <__sfmoreglue>
 80027f0:	4604      	mov	r4, r0
 80027f2:	6030      	str	r0, [r6, #0]
 80027f4:	2800      	cmp	r0, #0
 80027f6:	d1d5      	bne.n	80027a4 <__sfp+0x24>
 80027f8:	f7ff ff78 	bl	80026ec <__sfp_lock_release>
 80027fc:	230c      	movs	r3, #12
 80027fe:	603b      	str	r3, [r7, #0]
 8002800:	e7ee      	b.n	80027e0 <__sfp+0x60>
 8002802:	bf00      	nop
 8002804:	08003550 	.word	0x08003550
 8002808:	ffff0001 	.word	0xffff0001

0800280c <_fwalk_reent>:
 800280c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002810:	4606      	mov	r6, r0
 8002812:	4688      	mov	r8, r1
 8002814:	2700      	movs	r7, #0
 8002816:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800281a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800281e:	f1b9 0901 	subs.w	r9, r9, #1
 8002822:	d505      	bpl.n	8002830 <_fwalk_reent+0x24>
 8002824:	6824      	ldr	r4, [r4, #0]
 8002826:	2c00      	cmp	r4, #0
 8002828:	d1f7      	bne.n	800281a <_fwalk_reent+0xe>
 800282a:	4638      	mov	r0, r7
 800282c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002830:	89ab      	ldrh	r3, [r5, #12]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d907      	bls.n	8002846 <_fwalk_reent+0x3a>
 8002836:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800283a:	3301      	adds	r3, #1
 800283c:	d003      	beq.n	8002846 <_fwalk_reent+0x3a>
 800283e:	4629      	mov	r1, r5
 8002840:	4630      	mov	r0, r6
 8002842:	47c0      	blx	r8
 8002844:	4307      	orrs	r7, r0
 8002846:	3568      	adds	r5, #104	; 0x68
 8002848:	e7e9      	b.n	800281e <_fwalk_reent+0x12>

0800284a <__retarget_lock_init_recursive>:
 800284a:	4770      	bx	lr

0800284c <__retarget_lock_acquire_recursive>:
 800284c:	4770      	bx	lr

0800284e <__retarget_lock_release_recursive>:
 800284e:	4770      	bx	lr

08002850 <_malloc_r>:
 8002850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002852:	1ccd      	adds	r5, r1, #3
 8002854:	f025 0503 	bic.w	r5, r5, #3
 8002858:	3508      	adds	r5, #8
 800285a:	2d0c      	cmp	r5, #12
 800285c:	bf38      	it	cc
 800285e:	250c      	movcc	r5, #12
 8002860:	2d00      	cmp	r5, #0
 8002862:	4606      	mov	r6, r0
 8002864:	db01      	blt.n	800286a <_malloc_r+0x1a>
 8002866:	42a9      	cmp	r1, r5
 8002868:	d903      	bls.n	8002872 <_malloc_r+0x22>
 800286a:	230c      	movs	r3, #12
 800286c:	6033      	str	r3, [r6, #0]
 800286e:	2000      	movs	r0, #0
 8002870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002872:	f000 fdb1 	bl	80033d8 <__malloc_lock>
 8002876:	4921      	ldr	r1, [pc, #132]	; (80028fc <_malloc_r+0xac>)
 8002878:	680a      	ldr	r2, [r1, #0]
 800287a:	4614      	mov	r4, r2
 800287c:	b99c      	cbnz	r4, 80028a6 <_malloc_r+0x56>
 800287e:	4f20      	ldr	r7, [pc, #128]	; (8002900 <_malloc_r+0xb0>)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	b923      	cbnz	r3, 800288e <_malloc_r+0x3e>
 8002884:	4621      	mov	r1, r4
 8002886:	4630      	mov	r0, r6
 8002888:	f000 fb2a 	bl	8002ee0 <_sbrk_r>
 800288c:	6038      	str	r0, [r7, #0]
 800288e:	4629      	mov	r1, r5
 8002890:	4630      	mov	r0, r6
 8002892:	f000 fb25 	bl	8002ee0 <_sbrk_r>
 8002896:	1c43      	adds	r3, r0, #1
 8002898:	d123      	bne.n	80028e2 <_malloc_r+0x92>
 800289a:	230c      	movs	r3, #12
 800289c:	4630      	mov	r0, r6
 800289e:	6033      	str	r3, [r6, #0]
 80028a0:	f000 fda0 	bl	80033e4 <__malloc_unlock>
 80028a4:	e7e3      	b.n	800286e <_malloc_r+0x1e>
 80028a6:	6823      	ldr	r3, [r4, #0]
 80028a8:	1b5b      	subs	r3, r3, r5
 80028aa:	d417      	bmi.n	80028dc <_malloc_r+0x8c>
 80028ac:	2b0b      	cmp	r3, #11
 80028ae:	d903      	bls.n	80028b8 <_malloc_r+0x68>
 80028b0:	6023      	str	r3, [r4, #0]
 80028b2:	441c      	add	r4, r3
 80028b4:	6025      	str	r5, [r4, #0]
 80028b6:	e004      	b.n	80028c2 <_malloc_r+0x72>
 80028b8:	6863      	ldr	r3, [r4, #4]
 80028ba:	42a2      	cmp	r2, r4
 80028bc:	bf0c      	ite	eq
 80028be:	600b      	streq	r3, [r1, #0]
 80028c0:	6053      	strne	r3, [r2, #4]
 80028c2:	4630      	mov	r0, r6
 80028c4:	f000 fd8e 	bl	80033e4 <__malloc_unlock>
 80028c8:	f104 000b 	add.w	r0, r4, #11
 80028cc:	1d23      	adds	r3, r4, #4
 80028ce:	f020 0007 	bic.w	r0, r0, #7
 80028d2:	1ac2      	subs	r2, r0, r3
 80028d4:	d0cc      	beq.n	8002870 <_malloc_r+0x20>
 80028d6:	1a1b      	subs	r3, r3, r0
 80028d8:	50a3      	str	r3, [r4, r2]
 80028da:	e7c9      	b.n	8002870 <_malloc_r+0x20>
 80028dc:	4622      	mov	r2, r4
 80028de:	6864      	ldr	r4, [r4, #4]
 80028e0:	e7cc      	b.n	800287c <_malloc_r+0x2c>
 80028e2:	1cc4      	adds	r4, r0, #3
 80028e4:	f024 0403 	bic.w	r4, r4, #3
 80028e8:	42a0      	cmp	r0, r4
 80028ea:	d0e3      	beq.n	80028b4 <_malloc_r+0x64>
 80028ec:	1a21      	subs	r1, r4, r0
 80028ee:	4630      	mov	r0, r6
 80028f0:	f000 faf6 	bl	8002ee0 <_sbrk_r>
 80028f4:	3001      	adds	r0, #1
 80028f6:	d1dd      	bne.n	80028b4 <_malloc_r+0x64>
 80028f8:	e7cf      	b.n	800289a <_malloc_r+0x4a>
 80028fa:	bf00      	nop
 80028fc:	20000120 	.word	0x20000120
 8002900:	20000124 	.word	0x20000124

08002904 <__sfputc_r>:
 8002904:	6893      	ldr	r3, [r2, #8]
 8002906:	b410      	push	{r4}
 8002908:	3b01      	subs	r3, #1
 800290a:	2b00      	cmp	r3, #0
 800290c:	6093      	str	r3, [r2, #8]
 800290e:	da07      	bge.n	8002920 <__sfputc_r+0x1c>
 8002910:	6994      	ldr	r4, [r2, #24]
 8002912:	42a3      	cmp	r3, r4
 8002914:	db01      	blt.n	800291a <__sfputc_r+0x16>
 8002916:	290a      	cmp	r1, #10
 8002918:	d102      	bne.n	8002920 <__sfputc_r+0x1c>
 800291a:	bc10      	pop	{r4}
 800291c:	f000 bb34 	b.w	8002f88 <__swbuf_r>
 8002920:	6813      	ldr	r3, [r2, #0]
 8002922:	1c58      	adds	r0, r3, #1
 8002924:	6010      	str	r0, [r2, #0]
 8002926:	7019      	strb	r1, [r3, #0]
 8002928:	4608      	mov	r0, r1
 800292a:	bc10      	pop	{r4}
 800292c:	4770      	bx	lr

0800292e <__sfputs_r>:
 800292e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002930:	4606      	mov	r6, r0
 8002932:	460f      	mov	r7, r1
 8002934:	4614      	mov	r4, r2
 8002936:	18d5      	adds	r5, r2, r3
 8002938:	42ac      	cmp	r4, r5
 800293a:	d101      	bne.n	8002940 <__sfputs_r+0x12>
 800293c:	2000      	movs	r0, #0
 800293e:	e007      	b.n	8002950 <__sfputs_r+0x22>
 8002940:	463a      	mov	r2, r7
 8002942:	4630      	mov	r0, r6
 8002944:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002948:	f7ff ffdc 	bl	8002904 <__sfputc_r>
 800294c:	1c43      	adds	r3, r0, #1
 800294e:	d1f3      	bne.n	8002938 <__sfputs_r+0xa>
 8002950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002954 <_vfiprintf_r>:
 8002954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002958:	460d      	mov	r5, r1
 800295a:	4614      	mov	r4, r2
 800295c:	4698      	mov	r8, r3
 800295e:	4606      	mov	r6, r0
 8002960:	b09d      	sub	sp, #116	; 0x74
 8002962:	b118      	cbz	r0, 800296c <_vfiprintf_r+0x18>
 8002964:	6983      	ldr	r3, [r0, #24]
 8002966:	b90b      	cbnz	r3, 800296c <_vfiprintf_r+0x18>
 8002968:	f7ff fed2 	bl	8002710 <__sinit>
 800296c:	4b89      	ldr	r3, [pc, #548]	; (8002b94 <_vfiprintf_r+0x240>)
 800296e:	429d      	cmp	r5, r3
 8002970:	d11b      	bne.n	80029aa <_vfiprintf_r+0x56>
 8002972:	6875      	ldr	r5, [r6, #4]
 8002974:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002976:	07d9      	lsls	r1, r3, #31
 8002978:	d405      	bmi.n	8002986 <_vfiprintf_r+0x32>
 800297a:	89ab      	ldrh	r3, [r5, #12]
 800297c:	059a      	lsls	r2, r3, #22
 800297e:	d402      	bmi.n	8002986 <_vfiprintf_r+0x32>
 8002980:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002982:	f7ff ff63 	bl	800284c <__retarget_lock_acquire_recursive>
 8002986:	89ab      	ldrh	r3, [r5, #12]
 8002988:	071b      	lsls	r3, r3, #28
 800298a:	d501      	bpl.n	8002990 <_vfiprintf_r+0x3c>
 800298c:	692b      	ldr	r3, [r5, #16]
 800298e:	b9eb      	cbnz	r3, 80029cc <_vfiprintf_r+0x78>
 8002990:	4629      	mov	r1, r5
 8002992:	4630      	mov	r0, r6
 8002994:	f000 fb5c 	bl	8003050 <__swsetup_r>
 8002998:	b1c0      	cbz	r0, 80029cc <_vfiprintf_r+0x78>
 800299a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800299c:	07dc      	lsls	r4, r3, #31
 800299e:	d50e      	bpl.n	80029be <_vfiprintf_r+0x6a>
 80029a0:	f04f 30ff 	mov.w	r0, #4294967295
 80029a4:	b01d      	add	sp, #116	; 0x74
 80029a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029aa:	4b7b      	ldr	r3, [pc, #492]	; (8002b98 <_vfiprintf_r+0x244>)
 80029ac:	429d      	cmp	r5, r3
 80029ae:	d101      	bne.n	80029b4 <_vfiprintf_r+0x60>
 80029b0:	68b5      	ldr	r5, [r6, #8]
 80029b2:	e7df      	b.n	8002974 <_vfiprintf_r+0x20>
 80029b4:	4b79      	ldr	r3, [pc, #484]	; (8002b9c <_vfiprintf_r+0x248>)
 80029b6:	429d      	cmp	r5, r3
 80029b8:	bf08      	it	eq
 80029ba:	68f5      	ldreq	r5, [r6, #12]
 80029bc:	e7da      	b.n	8002974 <_vfiprintf_r+0x20>
 80029be:	89ab      	ldrh	r3, [r5, #12]
 80029c0:	0598      	lsls	r0, r3, #22
 80029c2:	d4ed      	bmi.n	80029a0 <_vfiprintf_r+0x4c>
 80029c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80029c6:	f7ff ff42 	bl	800284e <__retarget_lock_release_recursive>
 80029ca:	e7e9      	b.n	80029a0 <_vfiprintf_r+0x4c>
 80029cc:	2300      	movs	r3, #0
 80029ce:	9309      	str	r3, [sp, #36]	; 0x24
 80029d0:	2320      	movs	r3, #32
 80029d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80029d6:	2330      	movs	r3, #48	; 0x30
 80029d8:	f04f 0901 	mov.w	r9, #1
 80029dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80029e0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002ba0 <_vfiprintf_r+0x24c>
 80029e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80029e8:	4623      	mov	r3, r4
 80029ea:	469a      	mov	sl, r3
 80029ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80029f0:	b10a      	cbz	r2, 80029f6 <_vfiprintf_r+0xa2>
 80029f2:	2a25      	cmp	r2, #37	; 0x25
 80029f4:	d1f9      	bne.n	80029ea <_vfiprintf_r+0x96>
 80029f6:	ebba 0b04 	subs.w	fp, sl, r4
 80029fa:	d00b      	beq.n	8002a14 <_vfiprintf_r+0xc0>
 80029fc:	465b      	mov	r3, fp
 80029fe:	4622      	mov	r2, r4
 8002a00:	4629      	mov	r1, r5
 8002a02:	4630      	mov	r0, r6
 8002a04:	f7ff ff93 	bl	800292e <__sfputs_r>
 8002a08:	3001      	adds	r0, #1
 8002a0a:	f000 80aa 	beq.w	8002b62 <_vfiprintf_r+0x20e>
 8002a0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a10:	445a      	add	r2, fp
 8002a12:	9209      	str	r2, [sp, #36]	; 0x24
 8002a14:	f89a 3000 	ldrb.w	r3, [sl]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f000 80a2 	beq.w	8002b62 <_vfiprintf_r+0x20e>
 8002a1e:	2300      	movs	r3, #0
 8002a20:	f04f 32ff 	mov.w	r2, #4294967295
 8002a24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a28:	f10a 0a01 	add.w	sl, sl, #1
 8002a2c:	9304      	str	r3, [sp, #16]
 8002a2e:	9307      	str	r3, [sp, #28]
 8002a30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a34:	931a      	str	r3, [sp, #104]	; 0x68
 8002a36:	4654      	mov	r4, sl
 8002a38:	2205      	movs	r2, #5
 8002a3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a3e:	4858      	ldr	r0, [pc, #352]	; (8002ba0 <_vfiprintf_r+0x24c>)
 8002a40:	f000 fcbc 	bl	80033bc <memchr>
 8002a44:	9a04      	ldr	r2, [sp, #16]
 8002a46:	b9d8      	cbnz	r0, 8002a80 <_vfiprintf_r+0x12c>
 8002a48:	06d1      	lsls	r1, r2, #27
 8002a4a:	bf44      	itt	mi
 8002a4c:	2320      	movmi	r3, #32
 8002a4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002a52:	0713      	lsls	r3, r2, #28
 8002a54:	bf44      	itt	mi
 8002a56:	232b      	movmi	r3, #43	; 0x2b
 8002a58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002a5c:	f89a 3000 	ldrb.w	r3, [sl]
 8002a60:	2b2a      	cmp	r3, #42	; 0x2a
 8002a62:	d015      	beq.n	8002a90 <_vfiprintf_r+0x13c>
 8002a64:	4654      	mov	r4, sl
 8002a66:	2000      	movs	r0, #0
 8002a68:	f04f 0c0a 	mov.w	ip, #10
 8002a6c:	9a07      	ldr	r2, [sp, #28]
 8002a6e:	4621      	mov	r1, r4
 8002a70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002a74:	3b30      	subs	r3, #48	; 0x30
 8002a76:	2b09      	cmp	r3, #9
 8002a78:	d94e      	bls.n	8002b18 <_vfiprintf_r+0x1c4>
 8002a7a:	b1b0      	cbz	r0, 8002aaa <_vfiprintf_r+0x156>
 8002a7c:	9207      	str	r2, [sp, #28]
 8002a7e:	e014      	b.n	8002aaa <_vfiprintf_r+0x156>
 8002a80:	eba0 0308 	sub.w	r3, r0, r8
 8002a84:	fa09 f303 	lsl.w	r3, r9, r3
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	46a2      	mov	sl, r4
 8002a8c:	9304      	str	r3, [sp, #16]
 8002a8e:	e7d2      	b.n	8002a36 <_vfiprintf_r+0xe2>
 8002a90:	9b03      	ldr	r3, [sp, #12]
 8002a92:	1d19      	adds	r1, r3, #4
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	9103      	str	r1, [sp, #12]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	bfbb      	ittet	lt
 8002a9c:	425b      	neglt	r3, r3
 8002a9e:	f042 0202 	orrlt.w	r2, r2, #2
 8002aa2:	9307      	strge	r3, [sp, #28]
 8002aa4:	9307      	strlt	r3, [sp, #28]
 8002aa6:	bfb8      	it	lt
 8002aa8:	9204      	strlt	r2, [sp, #16]
 8002aaa:	7823      	ldrb	r3, [r4, #0]
 8002aac:	2b2e      	cmp	r3, #46	; 0x2e
 8002aae:	d10c      	bne.n	8002aca <_vfiprintf_r+0x176>
 8002ab0:	7863      	ldrb	r3, [r4, #1]
 8002ab2:	2b2a      	cmp	r3, #42	; 0x2a
 8002ab4:	d135      	bne.n	8002b22 <_vfiprintf_r+0x1ce>
 8002ab6:	9b03      	ldr	r3, [sp, #12]
 8002ab8:	3402      	adds	r4, #2
 8002aba:	1d1a      	adds	r2, r3, #4
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	9203      	str	r2, [sp, #12]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	bfb8      	it	lt
 8002ac4:	f04f 33ff 	movlt.w	r3, #4294967295
 8002ac8:	9305      	str	r3, [sp, #20]
 8002aca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002bb0 <_vfiprintf_r+0x25c>
 8002ace:	2203      	movs	r2, #3
 8002ad0:	4650      	mov	r0, sl
 8002ad2:	7821      	ldrb	r1, [r4, #0]
 8002ad4:	f000 fc72 	bl	80033bc <memchr>
 8002ad8:	b140      	cbz	r0, 8002aec <_vfiprintf_r+0x198>
 8002ada:	2340      	movs	r3, #64	; 0x40
 8002adc:	eba0 000a 	sub.w	r0, r0, sl
 8002ae0:	fa03 f000 	lsl.w	r0, r3, r0
 8002ae4:	9b04      	ldr	r3, [sp, #16]
 8002ae6:	3401      	adds	r4, #1
 8002ae8:	4303      	orrs	r3, r0
 8002aea:	9304      	str	r3, [sp, #16]
 8002aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002af0:	2206      	movs	r2, #6
 8002af2:	482c      	ldr	r0, [pc, #176]	; (8002ba4 <_vfiprintf_r+0x250>)
 8002af4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002af8:	f000 fc60 	bl	80033bc <memchr>
 8002afc:	2800      	cmp	r0, #0
 8002afe:	d03f      	beq.n	8002b80 <_vfiprintf_r+0x22c>
 8002b00:	4b29      	ldr	r3, [pc, #164]	; (8002ba8 <_vfiprintf_r+0x254>)
 8002b02:	bb1b      	cbnz	r3, 8002b4c <_vfiprintf_r+0x1f8>
 8002b04:	9b03      	ldr	r3, [sp, #12]
 8002b06:	3307      	adds	r3, #7
 8002b08:	f023 0307 	bic.w	r3, r3, #7
 8002b0c:	3308      	adds	r3, #8
 8002b0e:	9303      	str	r3, [sp, #12]
 8002b10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b12:	443b      	add	r3, r7
 8002b14:	9309      	str	r3, [sp, #36]	; 0x24
 8002b16:	e767      	b.n	80029e8 <_vfiprintf_r+0x94>
 8002b18:	460c      	mov	r4, r1
 8002b1a:	2001      	movs	r0, #1
 8002b1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b20:	e7a5      	b.n	8002a6e <_vfiprintf_r+0x11a>
 8002b22:	2300      	movs	r3, #0
 8002b24:	f04f 0c0a 	mov.w	ip, #10
 8002b28:	4619      	mov	r1, r3
 8002b2a:	3401      	adds	r4, #1
 8002b2c:	9305      	str	r3, [sp, #20]
 8002b2e:	4620      	mov	r0, r4
 8002b30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b34:	3a30      	subs	r2, #48	; 0x30
 8002b36:	2a09      	cmp	r2, #9
 8002b38:	d903      	bls.n	8002b42 <_vfiprintf_r+0x1ee>
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d0c5      	beq.n	8002aca <_vfiprintf_r+0x176>
 8002b3e:	9105      	str	r1, [sp, #20]
 8002b40:	e7c3      	b.n	8002aca <_vfiprintf_r+0x176>
 8002b42:	4604      	mov	r4, r0
 8002b44:	2301      	movs	r3, #1
 8002b46:	fb0c 2101 	mla	r1, ip, r1, r2
 8002b4a:	e7f0      	b.n	8002b2e <_vfiprintf_r+0x1da>
 8002b4c:	ab03      	add	r3, sp, #12
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	462a      	mov	r2, r5
 8002b52:	4630      	mov	r0, r6
 8002b54:	4b15      	ldr	r3, [pc, #84]	; (8002bac <_vfiprintf_r+0x258>)
 8002b56:	a904      	add	r1, sp, #16
 8002b58:	f3af 8000 	nop.w
 8002b5c:	4607      	mov	r7, r0
 8002b5e:	1c78      	adds	r0, r7, #1
 8002b60:	d1d6      	bne.n	8002b10 <_vfiprintf_r+0x1bc>
 8002b62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002b64:	07d9      	lsls	r1, r3, #31
 8002b66:	d405      	bmi.n	8002b74 <_vfiprintf_r+0x220>
 8002b68:	89ab      	ldrh	r3, [r5, #12]
 8002b6a:	059a      	lsls	r2, r3, #22
 8002b6c:	d402      	bmi.n	8002b74 <_vfiprintf_r+0x220>
 8002b6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002b70:	f7ff fe6d 	bl	800284e <__retarget_lock_release_recursive>
 8002b74:	89ab      	ldrh	r3, [r5, #12]
 8002b76:	065b      	lsls	r3, r3, #25
 8002b78:	f53f af12 	bmi.w	80029a0 <_vfiprintf_r+0x4c>
 8002b7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002b7e:	e711      	b.n	80029a4 <_vfiprintf_r+0x50>
 8002b80:	ab03      	add	r3, sp, #12
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	462a      	mov	r2, r5
 8002b86:	4630      	mov	r0, r6
 8002b88:	4b08      	ldr	r3, [pc, #32]	; (8002bac <_vfiprintf_r+0x258>)
 8002b8a:	a904      	add	r1, sp, #16
 8002b8c:	f000 f882 	bl	8002c94 <_printf_i>
 8002b90:	e7e4      	b.n	8002b5c <_vfiprintf_r+0x208>
 8002b92:	bf00      	nop
 8002b94:	08003574 	.word	0x08003574
 8002b98:	08003594 	.word	0x08003594
 8002b9c:	08003554 	.word	0x08003554
 8002ba0:	080035b4 	.word	0x080035b4
 8002ba4:	080035be 	.word	0x080035be
 8002ba8:	00000000 	.word	0x00000000
 8002bac:	0800292f 	.word	0x0800292f
 8002bb0:	080035ba 	.word	0x080035ba

08002bb4 <_printf_common>:
 8002bb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bb8:	4616      	mov	r6, r2
 8002bba:	4699      	mov	r9, r3
 8002bbc:	688a      	ldr	r2, [r1, #8]
 8002bbe:	690b      	ldr	r3, [r1, #16]
 8002bc0:	4607      	mov	r7, r0
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	bfb8      	it	lt
 8002bc6:	4613      	movlt	r3, r2
 8002bc8:	6033      	str	r3, [r6, #0]
 8002bca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002bce:	460c      	mov	r4, r1
 8002bd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002bd4:	b10a      	cbz	r2, 8002bda <_printf_common+0x26>
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	6033      	str	r3, [r6, #0]
 8002bda:	6823      	ldr	r3, [r4, #0]
 8002bdc:	0699      	lsls	r1, r3, #26
 8002bde:	bf42      	ittt	mi
 8002be0:	6833      	ldrmi	r3, [r6, #0]
 8002be2:	3302      	addmi	r3, #2
 8002be4:	6033      	strmi	r3, [r6, #0]
 8002be6:	6825      	ldr	r5, [r4, #0]
 8002be8:	f015 0506 	ands.w	r5, r5, #6
 8002bec:	d106      	bne.n	8002bfc <_printf_common+0x48>
 8002bee:	f104 0a19 	add.w	sl, r4, #25
 8002bf2:	68e3      	ldr	r3, [r4, #12]
 8002bf4:	6832      	ldr	r2, [r6, #0]
 8002bf6:	1a9b      	subs	r3, r3, r2
 8002bf8:	42ab      	cmp	r3, r5
 8002bfa:	dc28      	bgt.n	8002c4e <_printf_common+0x9a>
 8002bfc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c00:	1e13      	subs	r3, r2, #0
 8002c02:	6822      	ldr	r2, [r4, #0]
 8002c04:	bf18      	it	ne
 8002c06:	2301      	movne	r3, #1
 8002c08:	0692      	lsls	r2, r2, #26
 8002c0a:	d42d      	bmi.n	8002c68 <_printf_common+0xb4>
 8002c0c:	4649      	mov	r1, r9
 8002c0e:	4638      	mov	r0, r7
 8002c10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c14:	47c0      	blx	r8
 8002c16:	3001      	adds	r0, #1
 8002c18:	d020      	beq.n	8002c5c <_printf_common+0xa8>
 8002c1a:	6823      	ldr	r3, [r4, #0]
 8002c1c:	68e5      	ldr	r5, [r4, #12]
 8002c1e:	f003 0306 	and.w	r3, r3, #6
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	bf18      	it	ne
 8002c26:	2500      	movne	r5, #0
 8002c28:	6832      	ldr	r2, [r6, #0]
 8002c2a:	f04f 0600 	mov.w	r6, #0
 8002c2e:	68a3      	ldr	r3, [r4, #8]
 8002c30:	bf08      	it	eq
 8002c32:	1aad      	subeq	r5, r5, r2
 8002c34:	6922      	ldr	r2, [r4, #16]
 8002c36:	bf08      	it	eq
 8002c38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	bfc4      	itt	gt
 8002c40:	1a9b      	subgt	r3, r3, r2
 8002c42:	18ed      	addgt	r5, r5, r3
 8002c44:	341a      	adds	r4, #26
 8002c46:	42b5      	cmp	r5, r6
 8002c48:	d11a      	bne.n	8002c80 <_printf_common+0xcc>
 8002c4a:	2000      	movs	r0, #0
 8002c4c:	e008      	b.n	8002c60 <_printf_common+0xac>
 8002c4e:	2301      	movs	r3, #1
 8002c50:	4652      	mov	r2, sl
 8002c52:	4649      	mov	r1, r9
 8002c54:	4638      	mov	r0, r7
 8002c56:	47c0      	blx	r8
 8002c58:	3001      	adds	r0, #1
 8002c5a:	d103      	bne.n	8002c64 <_printf_common+0xb0>
 8002c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c64:	3501      	adds	r5, #1
 8002c66:	e7c4      	b.n	8002bf2 <_printf_common+0x3e>
 8002c68:	2030      	movs	r0, #48	; 0x30
 8002c6a:	18e1      	adds	r1, r4, r3
 8002c6c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002c70:	1c5a      	adds	r2, r3, #1
 8002c72:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002c76:	4422      	add	r2, r4
 8002c78:	3302      	adds	r3, #2
 8002c7a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002c7e:	e7c5      	b.n	8002c0c <_printf_common+0x58>
 8002c80:	2301      	movs	r3, #1
 8002c82:	4622      	mov	r2, r4
 8002c84:	4649      	mov	r1, r9
 8002c86:	4638      	mov	r0, r7
 8002c88:	47c0      	blx	r8
 8002c8a:	3001      	adds	r0, #1
 8002c8c:	d0e6      	beq.n	8002c5c <_printf_common+0xa8>
 8002c8e:	3601      	adds	r6, #1
 8002c90:	e7d9      	b.n	8002c46 <_printf_common+0x92>
	...

08002c94 <_printf_i>:
 8002c94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c98:	460c      	mov	r4, r1
 8002c9a:	7e27      	ldrb	r7, [r4, #24]
 8002c9c:	4691      	mov	r9, r2
 8002c9e:	2f78      	cmp	r7, #120	; 0x78
 8002ca0:	4680      	mov	r8, r0
 8002ca2:	469a      	mov	sl, r3
 8002ca4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002ca6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002caa:	d807      	bhi.n	8002cbc <_printf_i+0x28>
 8002cac:	2f62      	cmp	r7, #98	; 0x62
 8002cae:	d80a      	bhi.n	8002cc6 <_printf_i+0x32>
 8002cb0:	2f00      	cmp	r7, #0
 8002cb2:	f000 80d9 	beq.w	8002e68 <_printf_i+0x1d4>
 8002cb6:	2f58      	cmp	r7, #88	; 0x58
 8002cb8:	f000 80a4 	beq.w	8002e04 <_printf_i+0x170>
 8002cbc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002cc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002cc4:	e03a      	b.n	8002d3c <_printf_i+0xa8>
 8002cc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002cca:	2b15      	cmp	r3, #21
 8002ccc:	d8f6      	bhi.n	8002cbc <_printf_i+0x28>
 8002cce:	a001      	add	r0, pc, #4	; (adr r0, 8002cd4 <_printf_i+0x40>)
 8002cd0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002cd4:	08002d2d 	.word	0x08002d2d
 8002cd8:	08002d41 	.word	0x08002d41
 8002cdc:	08002cbd 	.word	0x08002cbd
 8002ce0:	08002cbd 	.word	0x08002cbd
 8002ce4:	08002cbd 	.word	0x08002cbd
 8002ce8:	08002cbd 	.word	0x08002cbd
 8002cec:	08002d41 	.word	0x08002d41
 8002cf0:	08002cbd 	.word	0x08002cbd
 8002cf4:	08002cbd 	.word	0x08002cbd
 8002cf8:	08002cbd 	.word	0x08002cbd
 8002cfc:	08002cbd 	.word	0x08002cbd
 8002d00:	08002e4f 	.word	0x08002e4f
 8002d04:	08002d71 	.word	0x08002d71
 8002d08:	08002e31 	.word	0x08002e31
 8002d0c:	08002cbd 	.word	0x08002cbd
 8002d10:	08002cbd 	.word	0x08002cbd
 8002d14:	08002e71 	.word	0x08002e71
 8002d18:	08002cbd 	.word	0x08002cbd
 8002d1c:	08002d71 	.word	0x08002d71
 8002d20:	08002cbd 	.word	0x08002cbd
 8002d24:	08002cbd 	.word	0x08002cbd
 8002d28:	08002e39 	.word	0x08002e39
 8002d2c:	680b      	ldr	r3, [r1, #0]
 8002d2e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002d32:	1d1a      	adds	r2, r3, #4
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	600a      	str	r2, [r1, #0]
 8002d38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e0a4      	b.n	8002e8a <_printf_i+0x1f6>
 8002d40:	6825      	ldr	r5, [r4, #0]
 8002d42:	6808      	ldr	r0, [r1, #0]
 8002d44:	062e      	lsls	r6, r5, #24
 8002d46:	f100 0304 	add.w	r3, r0, #4
 8002d4a:	d50a      	bpl.n	8002d62 <_printf_i+0xce>
 8002d4c:	6805      	ldr	r5, [r0, #0]
 8002d4e:	600b      	str	r3, [r1, #0]
 8002d50:	2d00      	cmp	r5, #0
 8002d52:	da03      	bge.n	8002d5c <_printf_i+0xc8>
 8002d54:	232d      	movs	r3, #45	; 0x2d
 8002d56:	426d      	negs	r5, r5
 8002d58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d5c:	230a      	movs	r3, #10
 8002d5e:	485e      	ldr	r0, [pc, #376]	; (8002ed8 <_printf_i+0x244>)
 8002d60:	e019      	b.n	8002d96 <_printf_i+0x102>
 8002d62:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002d66:	6805      	ldr	r5, [r0, #0]
 8002d68:	600b      	str	r3, [r1, #0]
 8002d6a:	bf18      	it	ne
 8002d6c:	b22d      	sxthne	r5, r5
 8002d6e:	e7ef      	b.n	8002d50 <_printf_i+0xbc>
 8002d70:	680b      	ldr	r3, [r1, #0]
 8002d72:	6825      	ldr	r5, [r4, #0]
 8002d74:	1d18      	adds	r0, r3, #4
 8002d76:	6008      	str	r0, [r1, #0]
 8002d78:	0628      	lsls	r0, r5, #24
 8002d7a:	d501      	bpl.n	8002d80 <_printf_i+0xec>
 8002d7c:	681d      	ldr	r5, [r3, #0]
 8002d7e:	e002      	b.n	8002d86 <_printf_i+0xf2>
 8002d80:	0669      	lsls	r1, r5, #25
 8002d82:	d5fb      	bpl.n	8002d7c <_printf_i+0xe8>
 8002d84:	881d      	ldrh	r5, [r3, #0]
 8002d86:	2f6f      	cmp	r7, #111	; 0x6f
 8002d88:	bf0c      	ite	eq
 8002d8a:	2308      	moveq	r3, #8
 8002d8c:	230a      	movne	r3, #10
 8002d8e:	4852      	ldr	r0, [pc, #328]	; (8002ed8 <_printf_i+0x244>)
 8002d90:	2100      	movs	r1, #0
 8002d92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002d96:	6866      	ldr	r6, [r4, #4]
 8002d98:	2e00      	cmp	r6, #0
 8002d9a:	bfa8      	it	ge
 8002d9c:	6821      	ldrge	r1, [r4, #0]
 8002d9e:	60a6      	str	r6, [r4, #8]
 8002da0:	bfa4      	itt	ge
 8002da2:	f021 0104 	bicge.w	r1, r1, #4
 8002da6:	6021      	strge	r1, [r4, #0]
 8002da8:	b90d      	cbnz	r5, 8002dae <_printf_i+0x11a>
 8002daa:	2e00      	cmp	r6, #0
 8002dac:	d04d      	beq.n	8002e4a <_printf_i+0x1b6>
 8002dae:	4616      	mov	r6, r2
 8002db0:	fbb5 f1f3 	udiv	r1, r5, r3
 8002db4:	fb03 5711 	mls	r7, r3, r1, r5
 8002db8:	5dc7      	ldrb	r7, [r0, r7]
 8002dba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002dbe:	462f      	mov	r7, r5
 8002dc0:	42bb      	cmp	r3, r7
 8002dc2:	460d      	mov	r5, r1
 8002dc4:	d9f4      	bls.n	8002db0 <_printf_i+0x11c>
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d10b      	bne.n	8002de2 <_printf_i+0x14e>
 8002dca:	6823      	ldr	r3, [r4, #0]
 8002dcc:	07df      	lsls	r7, r3, #31
 8002dce:	d508      	bpl.n	8002de2 <_printf_i+0x14e>
 8002dd0:	6923      	ldr	r3, [r4, #16]
 8002dd2:	6861      	ldr	r1, [r4, #4]
 8002dd4:	4299      	cmp	r1, r3
 8002dd6:	bfde      	ittt	le
 8002dd8:	2330      	movle	r3, #48	; 0x30
 8002dda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002dde:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002de2:	1b92      	subs	r2, r2, r6
 8002de4:	6122      	str	r2, [r4, #16]
 8002de6:	464b      	mov	r3, r9
 8002de8:	4621      	mov	r1, r4
 8002dea:	4640      	mov	r0, r8
 8002dec:	f8cd a000 	str.w	sl, [sp]
 8002df0:	aa03      	add	r2, sp, #12
 8002df2:	f7ff fedf 	bl	8002bb4 <_printf_common>
 8002df6:	3001      	adds	r0, #1
 8002df8:	d14c      	bne.n	8002e94 <_printf_i+0x200>
 8002dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8002dfe:	b004      	add	sp, #16
 8002e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e04:	4834      	ldr	r0, [pc, #208]	; (8002ed8 <_printf_i+0x244>)
 8002e06:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002e0a:	680e      	ldr	r6, [r1, #0]
 8002e0c:	6823      	ldr	r3, [r4, #0]
 8002e0e:	f856 5b04 	ldr.w	r5, [r6], #4
 8002e12:	061f      	lsls	r7, r3, #24
 8002e14:	600e      	str	r6, [r1, #0]
 8002e16:	d514      	bpl.n	8002e42 <_printf_i+0x1ae>
 8002e18:	07d9      	lsls	r1, r3, #31
 8002e1a:	bf44      	itt	mi
 8002e1c:	f043 0320 	orrmi.w	r3, r3, #32
 8002e20:	6023      	strmi	r3, [r4, #0]
 8002e22:	b91d      	cbnz	r5, 8002e2c <_printf_i+0x198>
 8002e24:	6823      	ldr	r3, [r4, #0]
 8002e26:	f023 0320 	bic.w	r3, r3, #32
 8002e2a:	6023      	str	r3, [r4, #0]
 8002e2c:	2310      	movs	r3, #16
 8002e2e:	e7af      	b.n	8002d90 <_printf_i+0xfc>
 8002e30:	6823      	ldr	r3, [r4, #0]
 8002e32:	f043 0320 	orr.w	r3, r3, #32
 8002e36:	6023      	str	r3, [r4, #0]
 8002e38:	2378      	movs	r3, #120	; 0x78
 8002e3a:	4828      	ldr	r0, [pc, #160]	; (8002edc <_printf_i+0x248>)
 8002e3c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002e40:	e7e3      	b.n	8002e0a <_printf_i+0x176>
 8002e42:	065e      	lsls	r6, r3, #25
 8002e44:	bf48      	it	mi
 8002e46:	b2ad      	uxthmi	r5, r5
 8002e48:	e7e6      	b.n	8002e18 <_printf_i+0x184>
 8002e4a:	4616      	mov	r6, r2
 8002e4c:	e7bb      	b.n	8002dc6 <_printf_i+0x132>
 8002e4e:	680b      	ldr	r3, [r1, #0]
 8002e50:	6826      	ldr	r6, [r4, #0]
 8002e52:	1d1d      	adds	r5, r3, #4
 8002e54:	6960      	ldr	r0, [r4, #20]
 8002e56:	600d      	str	r5, [r1, #0]
 8002e58:	0635      	lsls	r5, r6, #24
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	d501      	bpl.n	8002e62 <_printf_i+0x1ce>
 8002e5e:	6018      	str	r0, [r3, #0]
 8002e60:	e002      	b.n	8002e68 <_printf_i+0x1d4>
 8002e62:	0671      	lsls	r1, r6, #25
 8002e64:	d5fb      	bpl.n	8002e5e <_printf_i+0x1ca>
 8002e66:	8018      	strh	r0, [r3, #0]
 8002e68:	2300      	movs	r3, #0
 8002e6a:	4616      	mov	r6, r2
 8002e6c:	6123      	str	r3, [r4, #16]
 8002e6e:	e7ba      	b.n	8002de6 <_printf_i+0x152>
 8002e70:	680b      	ldr	r3, [r1, #0]
 8002e72:	1d1a      	adds	r2, r3, #4
 8002e74:	600a      	str	r2, [r1, #0]
 8002e76:	681e      	ldr	r6, [r3, #0]
 8002e78:	2100      	movs	r1, #0
 8002e7a:	4630      	mov	r0, r6
 8002e7c:	6862      	ldr	r2, [r4, #4]
 8002e7e:	f000 fa9d 	bl	80033bc <memchr>
 8002e82:	b108      	cbz	r0, 8002e88 <_printf_i+0x1f4>
 8002e84:	1b80      	subs	r0, r0, r6
 8002e86:	6060      	str	r0, [r4, #4]
 8002e88:	6863      	ldr	r3, [r4, #4]
 8002e8a:	6123      	str	r3, [r4, #16]
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e92:	e7a8      	b.n	8002de6 <_printf_i+0x152>
 8002e94:	4632      	mov	r2, r6
 8002e96:	4649      	mov	r1, r9
 8002e98:	4640      	mov	r0, r8
 8002e9a:	6923      	ldr	r3, [r4, #16]
 8002e9c:	47d0      	blx	sl
 8002e9e:	3001      	adds	r0, #1
 8002ea0:	d0ab      	beq.n	8002dfa <_printf_i+0x166>
 8002ea2:	6823      	ldr	r3, [r4, #0]
 8002ea4:	079b      	lsls	r3, r3, #30
 8002ea6:	d413      	bmi.n	8002ed0 <_printf_i+0x23c>
 8002ea8:	68e0      	ldr	r0, [r4, #12]
 8002eaa:	9b03      	ldr	r3, [sp, #12]
 8002eac:	4298      	cmp	r0, r3
 8002eae:	bfb8      	it	lt
 8002eb0:	4618      	movlt	r0, r3
 8002eb2:	e7a4      	b.n	8002dfe <_printf_i+0x16a>
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	4632      	mov	r2, r6
 8002eb8:	4649      	mov	r1, r9
 8002eba:	4640      	mov	r0, r8
 8002ebc:	47d0      	blx	sl
 8002ebe:	3001      	adds	r0, #1
 8002ec0:	d09b      	beq.n	8002dfa <_printf_i+0x166>
 8002ec2:	3501      	adds	r5, #1
 8002ec4:	68e3      	ldr	r3, [r4, #12]
 8002ec6:	9903      	ldr	r1, [sp, #12]
 8002ec8:	1a5b      	subs	r3, r3, r1
 8002eca:	42ab      	cmp	r3, r5
 8002ecc:	dcf2      	bgt.n	8002eb4 <_printf_i+0x220>
 8002ece:	e7eb      	b.n	8002ea8 <_printf_i+0x214>
 8002ed0:	2500      	movs	r5, #0
 8002ed2:	f104 0619 	add.w	r6, r4, #25
 8002ed6:	e7f5      	b.n	8002ec4 <_printf_i+0x230>
 8002ed8:	080035c5 	.word	0x080035c5
 8002edc:	080035d6 	.word	0x080035d6

08002ee0 <_sbrk_r>:
 8002ee0:	b538      	push	{r3, r4, r5, lr}
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	4d05      	ldr	r5, [pc, #20]	; (8002efc <_sbrk_r+0x1c>)
 8002ee6:	4604      	mov	r4, r0
 8002ee8:	4608      	mov	r0, r1
 8002eea:	602b      	str	r3, [r5, #0]
 8002eec:	f7fd fe04 	bl	8000af8 <_sbrk>
 8002ef0:	1c43      	adds	r3, r0, #1
 8002ef2:	d102      	bne.n	8002efa <_sbrk_r+0x1a>
 8002ef4:	682b      	ldr	r3, [r5, #0]
 8002ef6:	b103      	cbz	r3, 8002efa <_sbrk_r+0x1a>
 8002ef8:	6023      	str	r3, [r4, #0]
 8002efa:	bd38      	pop	{r3, r4, r5, pc}
 8002efc:	200001c4 	.word	0x200001c4

08002f00 <__sread>:
 8002f00:	b510      	push	{r4, lr}
 8002f02:	460c      	mov	r4, r1
 8002f04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f08:	f000 fabe 	bl	8003488 <_read_r>
 8002f0c:	2800      	cmp	r0, #0
 8002f0e:	bfab      	itete	ge
 8002f10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f12:	89a3      	ldrhlt	r3, [r4, #12]
 8002f14:	181b      	addge	r3, r3, r0
 8002f16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f1a:	bfac      	ite	ge
 8002f1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f1e:	81a3      	strhlt	r3, [r4, #12]
 8002f20:	bd10      	pop	{r4, pc}

08002f22 <__swrite>:
 8002f22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f26:	461f      	mov	r7, r3
 8002f28:	898b      	ldrh	r3, [r1, #12]
 8002f2a:	4605      	mov	r5, r0
 8002f2c:	05db      	lsls	r3, r3, #23
 8002f2e:	460c      	mov	r4, r1
 8002f30:	4616      	mov	r6, r2
 8002f32:	d505      	bpl.n	8002f40 <__swrite+0x1e>
 8002f34:	2302      	movs	r3, #2
 8002f36:	2200      	movs	r2, #0
 8002f38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f3c:	f000 f9c8 	bl	80032d0 <_lseek_r>
 8002f40:	89a3      	ldrh	r3, [r4, #12]
 8002f42:	4632      	mov	r2, r6
 8002f44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f48:	81a3      	strh	r3, [r4, #12]
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	463b      	mov	r3, r7
 8002f4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f56:	f000 b869 	b.w	800302c <_write_r>

08002f5a <__sseek>:
 8002f5a:	b510      	push	{r4, lr}
 8002f5c:	460c      	mov	r4, r1
 8002f5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f62:	f000 f9b5 	bl	80032d0 <_lseek_r>
 8002f66:	1c43      	adds	r3, r0, #1
 8002f68:	89a3      	ldrh	r3, [r4, #12]
 8002f6a:	bf15      	itete	ne
 8002f6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8002f6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002f72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002f76:	81a3      	strheq	r3, [r4, #12]
 8002f78:	bf18      	it	ne
 8002f7a:	81a3      	strhne	r3, [r4, #12]
 8002f7c:	bd10      	pop	{r4, pc}

08002f7e <__sclose>:
 8002f7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f82:	f000 b8d3 	b.w	800312c <_close_r>
	...

08002f88 <__swbuf_r>:
 8002f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f8a:	460e      	mov	r6, r1
 8002f8c:	4614      	mov	r4, r2
 8002f8e:	4605      	mov	r5, r0
 8002f90:	b118      	cbz	r0, 8002f9a <__swbuf_r+0x12>
 8002f92:	6983      	ldr	r3, [r0, #24]
 8002f94:	b90b      	cbnz	r3, 8002f9a <__swbuf_r+0x12>
 8002f96:	f7ff fbbb 	bl	8002710 <__sinit>
 8002f9a:	4b21      	ldr	r3, [pc, #132]	; (8003020 <__swbuf_r+0x98>)
 8002f9c:	429c      	cmp	r4, r3
 8002f9e:	d12b      	bne.n	8002ff8 <__swbuf_r+0x70>
 8002fa0:	686c      	ldr	r4, [r5, #4]
 8002fa2:	69a3      	ldr	r3, [r4, #24]
 8002fa4:	60a3      	str	r3, [r4, #8]
 8002fa6:	89a3      	ldrh	r3, [r4, #12]
 8002fa8:	071a      	lsls	r2, r3, #28
 8002faa:	d52f      	bpl.n	800300c <__swbuf_r+0x84>
 8002fac:	6923      	ldr	r3, [r4, #16]
 8002fae:	b36b      	cbz	r3, 800300c <__swbuf_r+0x84>
 8002fb0:	6923      	ldr	r3, [r4, #16]
 8002fb2:	6820      	ldr	r0, [r4, #0]
 8002fb4:	b2f6      	uxtb	r6, r6
 8002fb6:	1ac0      	subs	r0, r0, r3
 8002fb8:	6963      	ldr	r3, [r4, #20]
 8002fba:	4637      	mov	r7, r6
 8002fbc:	4283      	cmp	r3, r0
 8002fbe:	dc04      	bgt.n	8002fca <__swbuf_r+0x42>
 8002fc0:	4621      	mov	r1, r4
 8002fc2:	4628      	mov	r0, r5
 8002fc4:	f000 f948 	bl	8003258 <_fflush_r>
 8002fc8:	bb30      	cbnz	r0, 8003018 <__swbuf_r+0x90>
 8002fca:	68a3      	ldr	r3, [r4, #8]
 8002fcc:	3001      	adds	r0, #1
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	60a3      	str	r3, [r4, #8]
 8002fd2:	6823      	ldr	r3, [r4, #0]
 8002fd4:	1c5a      	adds	r2, r3, #1
 8002fd6:	6022      	str	r2, [r4, #0]
 8002fd8:	701e      	strb	r6, [r3, #0]
 8002fda:	6963      	ldr	r3, [r4, #20]
 8002fdc:	4283      	cmp	r3, r0
 8002fde:	d004      	beq.n	8002fea <__swbuf_r+0x62>
 8002fe0:	89a3      	ldrh	r3, [r4, #12]
 8002fe2:	07db      	lsls	r3, r3, #31
 8002fe4:	d506      	bpl.n	8002ff4 <__swbuf_r+0x6c>
 8002fe6:	2e0a      	cmp	r6, #10
 8002fe8:	d104      	bne.n	8002ff4 <__swbuf_r+0x6c>
 8002fea:	4621      	mov	r1, r4
 8002fec:	4628      	mov	r0, r5
 8002fee:	f000 f933 	bl	8003258 <_fflush_r>
 8002ff2:	b988      	cbnz	r0, 8003018 <__swbuf_r+0x90>
 8002ff4:	4638      	mov	r0, r7
 8002ff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ff8:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <__swbuf_r+0x9c>)
 8002ffa:	429c      	cmp	r4, r3
 8002ffc:	d101      	bne.n	8003002 <__swbuf_r+0x7a>
 8002ffe:	68ac      	ldr	r4, [r5, #8]
 8003000:	e7cf      	b.n	8002fa2 <__swbuf_r+0x1a>
 8003002:	4b09      	ldr	r3, [pc, #36]	; (8003028 <__swbuf_r+0xa0>)
 8003004:	429c      	cmp	r4, r3
 8003006:	bf08      	it	eq
 8003008:	68ec      	ldreq	r4, [r5, #12]
 800300a:	e7ca      	b.n	8002fa2 <__swbuf_r+0x1a>
 800300c:	4621      	mov	r1, r4
 800300e:	4628      	mov	r0, r5
 8003010:	f000 f81e 	bl	8003050 <__swsetup_r>
 8003014:	2800      	cmp	r0, #0
 8003016:	d0cb      	beq.n	8002fb0 <__swbuf_r+0x28>
 8003018:	f04f 37ff 	mov.w	r7, #4294967295
 800301c:	e7ea      	b.n	8002ff4 <__swbuf_r+0x6c>
 800301e:	bf00      	nop
 8003020:	08003574 	.word	0x08003574
 8003024:	08003594 	.word	0x08003594
 8003028:	08003554 	.word	0x08003554

0800302c <_write_r>:
 800302c:	b538      	push	{r3, r4, r5, lr}
 800302e:	4604      	mov	r4, r0
 8003030:	4608      	mov	r0, r1
 8003032:	4611      	mov	r1, r2
 8003034:	2200      	movs	r2, #0
 8003036:	4d05      	ldr	r5, [pc, #20]	; (800304c <_write_r+0x20>)
 8003038:	602a      	str	r2, [r5, #0]
 800303a:	461a      	mov	r2, r3
 800303c:	f7fd fba6 	bl	800078c <_write>
 8003040:	1c43      	adds	r3, r0, #1
 8003042:	d102      	bne.n	800304a <_write_r+0x1e>
 8003044:	682b      	ldr	r3, [r5, #0]
 8003046:	b103      	cbz	r3, 800304a <_write_r+0x1e>
 8003048:	6023      	str	r3, [r4, #0]
 800304a:	bd38      	pop	{r3, r4, r5, pc}
 800304c:	200001c4 	.word	0x200001c4

08003050 <__swsetup_r>:
 8003050:	4b32      	ldr	r3, [pc, #200]	; (800311c <__swsetup_r+0xcc>)
 8003052:	b570      	push	{r4, r5, r6, lr}
 8003054:	681d      	ldr	r5, [r3, #0]
 8003056:	4606      	mov	r6, r0
 8003058:	460c      	mov	r4, r1
 800305a:	b125      	cbz	r5, 8003066 <__swsetup_r+0x16>
 800305c:	69ab      	ldr	r3, [r5, #24]
 800305e:	b913      	cbnz	r3, 8003066 <__swsetup_r+0x16>
 8003060:	4628      	mov	r0, r5
 8003062:	f7ff fb55 	bl	8002710 <__sinit>
 8003066:	4b2e      	ldr	r3, [pc, #184]	; (8003120 <__swsetup_r+0xd0>)
 8003068:	429c      	cmp	r4, r3
 800306a:	d10f      	bne.n	800308c <__swsetup_r+0x3c>
 800306c:	686c      	ldr	r4, [r5, #4]
 800306e:	89a3      	ldrh	r3, [r4, #12]
 8003070:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003074:	0719      	lsls	r1, r3, #28
 8003076:	d42c      	bmi.n	80030d2 <__swsetup_r+0x82>
 8003078:	06dd      	lsls	r5, r3, #27
 800307a:	d411      	bmi.n	80030a0 <__swsetup_r+0x50>
 800307c:	2309      	movs	r3, #9
 800307e:	6033      	str	r3, [r6, #0]
 8003080:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003084:	f04f 30ff 	mov.w	r0, #4294967295
 8003088:	81a3      	strh	r3, [r4, #12]
 800308a:	e03e      	b.n	800310a <__swsetup_r+0xba>
 800308c:	4b25      	ldr	r3, [pc, #148]	; (8003124 <__swsetup_r+0xd4>)
 800308e:	429c      	cmp	r4, r3
 8003090:	d101      	bne.n	8003096 <__swsetup_r+0x46>
 8003092:	68ac      	ldr	r4, [r5, #8]
 8003094:	e7eb      	b.n	800306e <__swsetup_r+0x1e>
 8003096:	4b24      	ldr	r3, [pc, #144]	; (8003128 <__swsetup_r+0xd8>)
 8003098:	429c      	cmp	r4, r3
 800309a:	bf08      	it	eq
 800309c:	68ec      	ldreq	r4, [r5, #12]
 800309e:	e7e6      	b.n	800306e <__swsetup_r+0x1e>
 80030a0:	0758      	lsls	r0, r3, #29
 80030a2:	d512      	bpl.n	80030ca <__swsetup_r+0x7a>
 80030a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030a6:	b141      	cbz	r1, 80030ba <__swsetup_r+0x6a>
 80030a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80030ac:	4299      	cmp	r1, r3
 80030ae:	d002      	beq.n	80030b6 <__swsetup_r+0x66>
 80030b0:	4630      	mov	r0, r6
 80030b2:	f000 f99d 	bl	80033f0 <_free_r>
 80030b6:	2300      	movs	r3, #0
 80030b8:	6363      	str	r3, [r4, #52]	; 0x34
 80030ba:	89a3      	ldrh	r3, [r4, #12]
 80030bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80030c0:	81a3      	strh	r3, [r4, #12]
 80030c2:	2300      	movs	r3, #0
 80030c4:	6063      	str	r3, [r4, #4]
 80030c6:	6923      	ldr	r3, [r4, #16]
 80030c8:	6023      	str	r3, [r4, #0]
 80030ca:	89a3      	ldrh	r3, [r4, #12]
 80030cc:	f043 0308 	orr.w	r3, r3, #8
 80030d0:	81a3      	strh	r3, [r4, #12]
 80030d2:	6923      	ldr	r3, [r4, #16]
 80030d4:	b94b      	cbnz	r3, 80030ea <__swsetup_r+0x9a>
 80030d6:	89a3      	ldrh	r3, [r4, #12]
 80030d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80030dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030e0:	d003      	beq.n	80030ea <__swsetup_r+0x9a>
 80030e2:	4621      	mov	r1, r4
 80030e4:	4630      	mov	r0, r6
 80030e6:	f000 f929 	bl	800333c <__smakebuf_r>
 80030ea:	89a0      	ldrh	r0, [r4, #12]
 80030ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030f0:	f010 0301 	ands.w	r3, r0, #1
 80030f4:	d00a      	beq.n	800310c <__swsetup_r+0xbc>
 80030f6:	2300      	movs	r3, #0
 80030f8:	60a3      	str	r3, [r4, #8]
 80030fa:	6963      	ldr	r3, [r4, #20]
 80030fc:	425b      	negs	r3, r3
 80030fe:	61a3      	str	r3, [r4, #24]
 8003100:	6923      	ldr	r3, [r4, #16]
 8003102:	b943      	cbnz	r3, 8003116 <__swsetup_r+0xc6>
 8003104:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003108:	d1ba      	bne.n	8003080 <__swsetup_r+0x30>
 800310a:	bd70      	pop	{r4, r5, r6, pc}
 800310c:	0781      	lsls	r1, r0, #30
 800310e:	bf58      	it	pl
 8003110:	6963      	ldrpl	r3, [r4, #20]
 8003112:	60a3      	str	r3, [r4, #8]
 8003114:	e7f4      	b.n	8003100 <__swsetup_r+0xb0>
 8003116:	2000      	movs	r0, #0
 8003118:	e7f7      	b.n	800310a <__swsetup_r+0xba>
 800311a:	bf00      	nop
 800311c:	20000044 	.word	0x20000044
 8003120:	08003574 	.word	0x08003574
 8003124:	08003594 	.word	0x08003594
 8003128:	08003554 	.word	0x08003554

0800312c <_close_r>:
 800312c:	b538      	push	{r3, r4, r5, lr}
 800312e:	2300      	movs	r3, #0
 8003130:	4d05      	ldr	r5, [pc, #20]	; (8003148 <_close_r+0x1c>)
 8003132:	4604      	mov	r4, r0
 8003134:	4608      	mov	r0, r1
 8003136:	602b      	str	r3, [r5, #0]
 8003138:	f7fd fcad 	bl	8000a96 <_close>
 800313c:	1c43      	adds	r3, r0, #1
 800313e:	d102      	bne.n	8003146 <_close_r+0x1a>
 8003140:	682b      	ldr	r3, [r5, #0]
 8003142:	b103      	cbz	r3, 8003146 <_close_r+0x1a>
 8003144:	6023      	str	r3, [r4, #0]
 8003146:	bd38      	pop	{r3, r4, r5, pc}
 8003148:	200001c4 	.word	0x200001c4

0800314c <__sflush_r>:
 800314c:	898a      	ldrh	r2, [r1, #12]
 800314e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003152:	4605      	mov	r5, r0
 8003154:	0710      	lsls	r0, r2, #28
 8003156:	460c      	mov	r4, r1
 8003158:	d458      	bmi.n	800320c <__sflush_r+0xc0>
 800315a:	684b      	ldr	r3, [r1, #4]
 800315c:	2b00      	cmp	r3, #0
 800315e:	dc05      	bgt.n	800316c <__sflush_r+0x20>
 8003160:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003162:	2b00      	cmp	r3, #0
 8003164:	dc02      	bgt.n	800316c <__sflush_r+0x20>
 8003166:	2000      	movs	r0, #0
 8003168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800316c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800316e:	2e00      	cmp	r6, #0
 8003170:	d0f9      	beq.n	8003166 <__sflush_r+0x1a>
 8003172:	2300      	movs	r3, #0
 8003174:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003178:	682f      	ldr	r7, [r5, #0]
 800317a:	602b      	str	r3, [r5, #0]
 800317c:	d032      	beq.n	80031e4 <__sflush_r+0x98>
 800317e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003180:	89a3      	ldrh	r3, [r4, #12]
 8003182:	075a      	lsls	r2, r3, #29
 8003184:	d505      	bpl.n	8003192 <__sflush_r+0x46>
 8003186:	6863      	ldr	r3, [r4, #4]
 8003188:	1ac0      	subs	r0, r0, r3
 800318a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800318c:	b10b      	cbz	r3, 8003192 <__sflush_r+0x46>
 800318e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003190:	1ac0      	subs	r0, r0, r3
 8003192:	2300      	movs	r3, #0
 8003194:	4602      	mov	r2, r0
 8003196:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003198:	4628      	mov	r0, r5
 800319a:	6a21      	ldr	r1, [r4, #32]
 800319c:	47b0      	blx	r6
 800319e:	1c43      	adds	r3, r0, #1
 80031a0:	89a3      	ldrh	r3, [r4, #12]
 80031a2:	d106      	bne.n	80031b2 <__sflush_r+0x66>
 80031a4:	6829      	ldr	r1, [r5, #0]
 80031a6:	291d      	cmp	r1, #29
 80031a8:	d82c      	bhi.n	8003204 <__sflush_r+0xb8>
 80031aa:	4a2a      	ldr	r2, [pc, #168]	; (8003254 <__sflush_r+0x108>)
 80031ac:	40ca      	lsrs	r2, r1
 80031ae:	07d6      	lsls	r6, r2, #31
 80031b0:	d528      	bpl.n	8003204 <__sflush_r+0xb8>
 80031b2:	2200      	movs	r2, #0
 80031b4:	6062      	str	r2, [r4, #4]
 80031b6:	6922      	ldr	r2, [r4, #16]
 80031b8:	04d9      	lsls	r1, r3, #19
 80031ba:	6022      	str	r2, [r4, #0]
 80031bc:	d504      	bpl.n	80031c8 <__sflush_r+0x7c>
 80031be:	1c42      	adds	r2, r0, #1
 80031c0:	d101      	bne.n	80031c6 <__sflush_r+0x7a>
 80031c2:	682b      	ldr	r3, [r5, #0]
 80031c4:	b903      	cbnz	r3, 80031c8 <__sflush_r+0x7c>
 80031c6:	6560      	str	r0, [r4, #84]	; 0x54
 80031c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031ca:	602f      	str	r7, [r5, #0]
 80031cc:	2900      	cmp	r1, #0
 80031ce:	d0ca      	beq.n	8003166 <__sflush_r+0x1a>
 80031d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031d4:	4299      	cmp	r1, r3
 80031d6:	d002      	beq.n	80031de <__sflush_r+0x92>
 80031d8:	4628      	mov	r0, r5
 80031da:	f000 f909 	bl	80033f0 <_free_r>
 80031de:	2000      	movs	r0, #0
 80031e0:	6360      	str	r0, [r4, #52]	; 0x34
 80031e2:	e7c1      	b.n	8003168 <__sflush_r+0x1c>
 80031e4:	6a21      	ldr	r1, [r4, #32]
 80031e6:	2301      	movs	r3, #1
 80031e8:	4628      	mov	r0, r5
 80031ea:	47b0      	blx	r6
 80031ec:	1c41      	adds	r1, r0, #1
 80031ee:	d1c7      	bne.n	8003180 <__sflush_r+0x34>
 80031f0:	682b      	ldr	r3, [r5, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d0c4      	beq.n	8003180 <__sflush_r+0x34>
 80031f6:	2b1d      	cmp	r3, #29
 80031f8:	d001      	beq.n	80031fe <__sflush_r+0xb2>
 80031fa:	2b16      	cmp	r3, #22
 80031fc:	d101      	bne.n	8003202 <__sflush_r+0xb6>
 80031fe:	602f      	str	r7, [r5, #0]
 8003200:	e7b1      	b.n	8003166 <__sflush_r+0x1a>
 8003202:	89a3      	ldrh	r3, [r4, #12]
 8003204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003208:	81a3      	strh	r3, [r4, #12]
 800320a:	e7ad      	b.n	8003168 <__sflush_r+0x1c>
 800320c:	690f      	ldr	r7, [r1, #16]
 800320e:	2f00      	cmp	r7, #0
 8003210:	d0a9      	beq.n	8003166 <__sflush_r+0x1a>
 8003212:	0793      	lsls	r3, r2, #30
 8003214:	bf18      	it	ne
 8003216:	2300      	movne	r3, #0
 8003218:	680e      	ldr	r6, [r1, #0]
 800321a:	bf08      	it	eq
 800321c:	694b      	ldreq	r3, [r1, #20]
 800321e:	eba6 0807 	sub.w	r8, r6, r7
 8003222:	600f      	str	r7, [r1, #0]
 8003224:	608b      	str	r3, [r1, #8]
 8003226:	f1b8 0f00 	cmp.w	r8, #0
 800322a:	dd9c      	ble.n	8003166 <__sflush_r+0x1a>
 800322c:	4643      	mov	r3, r8
 800322e:	463a      	mov	r2, r7
 8003230:	4628      	mov	r0, r5
 8003232:	6a21      	ldr	r1, [r4, #32]
 8003234:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003236:	47b0      	blx	r6
 8003238:	2800      	cmp	r0, #0
 800323a:	dc06      	bgt.n	800324a <__sflush_r+0xfe>
 800323c:	89a3      	ldrh	r3, [r4, #12]
 800323e:	f04f 30ff 	mov.w	r0, #4294967295
 8003242:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003246:	81a3      	strh	r3, [r4, #12]
 8003248:	e78e      	b.n	8003168 <__sflush_r+0x1c>
 800324a:	4407      	add	r7, r0
 800324c:	eba8 0800 	sub.w	r8, r8, r0
 8003250:	e7e9      	b.n	8003226 <__sflush_r+0xda>
 8003252:	bf00      	nop
 8003254:	20400001 	.word	0x20400001

08003258 <_fflush_r>:
 8003258:	b538      	push	{r3, r4, r5, lr}
 800325a:	690b      	ldr	r3, [r1, #16]
 800325c:	4605      	mov	r5, r0
 800325e:	460c      	mov	r4, r1
 8003260:	b913      	cbnz	r3, 8003268 <_fflush_r+0x10>
 8003262:	2500      	movs	r5, #0
 8003264:	4628      	mov	r0, r5
 8003266:	bd38      	pop	{r3, r4, r5, pc}
 8003268:	b118      	cbz	r0, 8003272 <_fflush_r+0x1a>
 800326a:	6983      	ldr	r3, [r0, #24]
 800326c:	b90b      	cbnz	r3, 8003272 <_fflush_r+0x1a>
 800326e:	f7ff fa4f 	bl	8002710 <__sinit>
 8003272:	4b14      	ldr	r3, [pc, #80]	; (80032c4 <_fflush_r+0x6c>)
 8003274:	429c      	cmp	r4, r3
 8003276:	d11b      	bne.n	80032b0 <_fflush_r+0x58>
 8003278:	686c      	ldr	r4, [r5, #4]
 800327a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0ef      	beq.n	8003262 <_fflush_r+0xa>
 8003282:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003284:	07d0      	lsls	r0, r2, #31
 8003286:	d404      	bmi.n	8003292 <_fflush_r+0x3a>
 8003288:	0599      	lsls	r1, r3, #22
 800328a:	d402      	bmi.n	8003292 <_fflush_r+0x3a>
 800328c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800328e:	f7ff fadd 	bl	800284c <__retarget_lock_acquire_recursive>
 8003292:	4628      	mov	r0, r5
 8003294:	4621      	mov	r1, r4
 8003296:	f7ff ff59 	bl	800314c <__sflush_r>
 800329a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800329c:	4605      	mov	r5, r0
 800329e:	07da      	lsls	r2, r3, #31
 80032a0:	d4e0      	bmi.n	8003264 <_fflush_r+0xc>
 80032a2:	89a3      	ldrh	r3, [r4, #12]
 80032a4:	059b      	lsls	r3, r3, #22
 80032a6:	d4dd      	bmi.n	8003264 <_fflush_r+0xc>
 80032a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032aa:	f7ff fad0 	bl	800284e <__retarget_lock_release_recursive>
 80032ae:	e7d9      	b.n	8003264 <_fflush_r+0xc>
 80032b0:	4b05      	ldr	r3, [pc, #20]	; (80032c8 <_fflush_r+0x70>)
 80032b2:	429c      	cmp	r4, r3
 80032b4:	d101      	bne.n	80032ba <_fflush_r+0x62>
 80032b6:	68ac      	ldr	r4, [r5, #8]
 80032b8:	e7df      	b.n	800327a <_fflush_r+0x22>
 80032ba:	4b04      	ldr	r3, [pc, #16]	; (80032cc <_fflush_r+0x74>)
 80032bc:	429c      	cmp	r4, r3
 80032be:	bf08      	it	eq
 80032c0:	68ec      	ldreq	r4, [r5, #12]
 80032c2:	e7da      	b.n	800327a <_fflush_r+0x22>
 80032c4:	08003574 	.word	0x08003574
 80032c8:	08003594 	.word	0x08003594
 80032cc:	08003554 	.word	0x08003554

080032d0 <_lseek_r>:
 80032d0:	b538      	push	{r3, r4, r5, lr}
 80032d2:	4604      	mov	r4, r0
 80032d4:	4608      	mov	r0, r1
 80032d6:	4611      	mov	r1, r2
 80032d8:	2200      	movs	r2, #0
 80032da:	4d05      	ldr	r5, [pc, #20]	; (80032f0 <_lseek_r+0x20>)
 80032dc:	602a      	str	r2, [r5, #0]
 80032de:	461a      	mov	r2, r3
 80032e0:	f7fd fbfd 	bl	8000ade <_lseek>
 80032e4:	1c43      	adds	r3, r0, #1
 80032e6:	d102      	bne.n	80032ee <_lseek_r+0x1e>
 80032e8:	682b      	ldr	r3, [r5, #0]
 80032ea:	b103      	cbz	r3, 80032ee <_lseek_r+0x1e>
 80032ec:	6023      	str	r3, [r4, #0]
 80032ee:	bd38      	pop	{r3, r4, r5, pc}
 80032f0:	200001c4 	.word	0x200001c4

080032f4 <__swhatbuf_r>:
 80032f4:	b570      	push	{r4, r5, r6, lr}
 80032f6:	460e      	mov	r6, r1
 80032f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032fc:	4614      	mov	r4, r2
 80032fe:	2900      	cmp	r1, #0
 8003300:	461d      	mov	r5, r3
 8003302:	b096      	sub	sp, #88	; 0x58
 8003304:	da07      	bge.n	8003316 <__swhatbuf_r+0x22>
 8003306:	2300      	movs	r3, #0
 8003308:	602b      	str	r3, [r5, #0]
 800330a:	89b3      	ldrh	r3, [r6, #12]
 800330c:	061a      	lsls	r2, r3, #24
 800330e:	d410      	bmi.n	8003332 <__swhatbuf_r+0x3e>
 8003310:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003314:	e00e      	b.n	8003334 <__swhatbuf_r+0x40>
 8003316:	466a      	mov	r2, sp
 8003318:	f000 f8c8 	bl	80034ac <_fstat_r>
 800331c:	2800      	cmp	r0, #0
 800331e:	dbf2      	blt.n	8003306 <__swhatbuf_r+0x12>
 8003320:	9a01      	ldr	r2, [sp, #4]
 8003322:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003326:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800332a:	425a      	negs	r2, r3
 800332c:	415a      	adcs	r2, r3
 800332e:	602a      	str	r2, [r5, #0]
 8003330:	e7ee      	b.n	8003310 <__swhatbuf_r+0x1c>
 8003332:	2340      	movs	r3, #64	; 0x40
 8003334:	2000      	movs	r0, #0
 8003336:	6023      	str	r3, [r4, #0]
 8003338:	b016      	add	sp, #88	; 0x58
 800333a:	bd70      	pop	{r4, r5, r6, pc}

0800333c <__smakebuf_r>:
 800333c:	898b      	ldrh	r3, [r1, #12]
 800333e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003340:	079d      	lsls	r5, r3, #30
 8003342:	4606      	mov	r6, r0
 8003344:	460c      	mov	r4, r1
 8003346:	d507      	bpl.n	8003358 <__smakebuf_r+0x1c>
 8003348:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800334c:	6023      	str	r3, [r4, #0]
 800334e:	6123      	str	r3, [r4, #16]
 8003350:	2301      	movs	r3, #1
 8003352:	6163      	str	r3, [r4, #20]
 8003354:	b002      	add	sp, #8
 8003356:	bd70      	pop	{r4, r5, r6, pc}
 8003358:	466a      	mov	r2, sp
 800335a:	ab01      	add	r3, sp, #4
 800335c:	f7ff ffca 	bl	80032f4 <__swhatbuf_r>
 8003360:	9900      	ldr	r1, [sp, #0]
 8003362:	4605      	mov	r5, r0
 8003364:	4630      	mov	r0, r6
 8003366:	f7ff fa73 	bl	8002850 <_malloc_r>
 800336a:	b948      	cbnz	r0, 8003380 <__smakebuf_r+0x44>
 800336c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003370:	059a      	lsls	r2, r3, #22
 8003372:	d4ef      	bmi.n	8003354 <__smakebuf_r+0x18>
 8003374:	f023 0303 	bic.w	r3, r3, #3
 8003378:	f043 0302 	orr.w	r3, r3, #2
 800337c:	81a3      	strh	r3, [r4, #12]
 800337e:	e7e3      	b.n	8003348 <__smakebuf_r+0xc>
 8003380:	4b0d      	ldr	r3, [pc, #52]	; (80033b8 <__smakebuf_r+0x7c>)
 8003382:	62b3      	str	r3, [r6, #40]	; 0x28
 8003384:	89a3      	ldrh	r3, [r4, #12]
 8003386:	6020      	str	r0, [r4, #0]
 8003388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800338c:	81a3      	strh	r3, [r4, #12]
 800338e:	9b00      	ldr	r3, [sp, #0]
 8003390:	6120      	str	r0, [r4, #16]
 8003392:	6163      	str	r3, [r4, #20]
 8003394:	9b01      	ldr	r3, [sp, #4]
 8003396:	b15b      	cbz	r3, 80033b0 <__smakebuf_r+0x74>
 8003398:	4630      	mov	r0, r6
 800339a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800339e:	f000 f897 	bl	80034d0 <_isatty_r>
 80033a2:	b128      	cbz	r0, 80033b0 <__smakebuf_r+0x74>
 80033a4:	89a3      	ldrh	r3, [r4, #12]
 80033a6:	f023 0303 	bic.w	r3, r3, #3
 80033aa:	f043 0301 	orr.w	r3, r3, #1
 80033ae:	81a3      	strh	r3, [r4, #12]
 80033b0:	89a0      	ldrh	r0, [r4, #12]
 80033b2:	4305      	orrs	r5, r0
 80033b4:	81a5      	strh	r5, [r4, #12]
 80033b6:	e7cd      	b.n	8003354 <__smakebuf_r+0x18>
 80033b8:	080026a9 	.word	0x080026a9

080033bc <memchr>:
 80033bc:	4603      	mov	r3, r0
 80033be:	b510      	push	{r4, lr}
 80033c0:	b2c9      	uxtb	r1, r1
 80033c2:	4402      	add	r2, r0
 80033c4:	4293      	cmp	r3, r2
 80033c6:	4618      	mov	r0, r3
 80033c8:	d101      	bne.n	80033ce <memchr+0x12>
 80033ca:	2000      	movs	r0, #0
 80033cc:	e003      	b.n	80033d6 <memchr+0x1a>
 80033ce:	7804      	ldrb	r4, [r0, #0]
 80033d0:	3301      	adds	r3, #1
 80033d2:	428c      	cmp	r4, r1
 80033d4:	d1f6      	bne.n	80033c4 <memchr+0x8>
 80033d6:	bd10      	pop	{r4, pc}

080033d8 <__malloc_lock>:
 80033d8:	4801      	ldr	r0, [pc, #4]	; (80033e0 <__malloc_lock+0x8>)
 80033da:	f7ff ba37 	b.w	800284c <__retarget_lock_acquire_recursive>
 80033de:	bf00      	nop
 80033e0:	200001bc 	.word	0x200001bc

080033e4 <__malloc_unlock>:
 80033e4:	4801      	ldr	r0, [pc, #4]	; (80033ec <__malloc_unlock+0x8>)
 80033e6:	f7ff ba32 	b.w	800284e <__retarget_lock_release_recursive>
 80033ea:	bf00      	nop
 80033ec:	200001bc 	.word	0x200001bc

080033f0 <_free_r>:
 80033f0:	b538      	push	{r3, r4, r5, lr}
 80033f2:	4605      	mov	r5, r0
 80033f4:	2900      	cmp	r1, #0
 80033f6:	d043      	beq.n	8003480 <_free_r+0x90>
 80033f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033fc:	1f0c      	subs	r4, r1, #4
 80033fe:	2b00      	cmp	r3, #0
 8003400:	bfb8      	it	lt
 8003402:	18e4      	addlt	r4, r4, r3
 8003404:	f7ff ffe8 	bl	80033d8 <__malloc_lock>
 8003408:	4a1e      	ldr	r2, [pc, #120]	; (8003484 <_free_r+0x94>)
 800340a:	6813      	ldr	r3, [r2, #0]
 800340c:	4610      	mov	r0, r2
 800340e:	b933      	cbnz	r3, 800341e <_free_r+0x2e>
 8003410:	6063      	str	r3, [r4, #4]
 8003412:	6014      	str	r4, [r2, #0]
 8003414:	4628      	mov	r0, r5
 8003416:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800341a:	f7ff bfe3 	b.w	80033e4 <__malloc_unlock>
 800341e:	42a3      	cmp	r3, r4
 8003420:	d90a      	bls.n	8003438 <_free_r+0x48>
 8003422:	6821      	ldr	r1, [r4, #0]
 8003424:	1862      	adds	r2, r4, r1
 8003426:	4293      	cmp	r3, r2
 8003428:	bf01      	itttt	eq
 800342a:	681a      	ldreq	r2, [r3, #0]
 800342c:	685b      	ldreq	r3, [r3, #4]
 800342e:	1852      	addeq	r2, r2, r1
 8003430:	6022      	streq	r2, [r4, #0]
 8003432:	6063      	str	r3, [r4, #4]
 8003434:	6004      	str	r4, [r0, #0]
 8003436:	e7ed      	b.n	8003414 <_free_r+0x24>
 8003438:	461a      	mov	r2, r3
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	b10b      	cbz	r3, 8003442 <_free_r+0x52>
 800343e:	42a3      	cmp	r3, r4
 8003440:	d9fa      	bls.n	8003438 <_free_r+0x48>
 8003442:	6811      	ldr	r1, [r2, #0]
 8003444:	1850      	adds	r0, r2, r1
 8003446:	42a0      	cmp	r0, r4
 8003448:	d10b      	bne.n	8003462 <_free_r+0x72>
 800344a:	6820      	ldr	r0, [r4, #0]
 800344c:	4401      	add	r1, r0
 800344e:	1850      	adds	r0, r2, r1
 8003450:	4283      	cmp	r3, r0
 8003452:	6011      	str	r1, [r2, #0]
 8003454:	d1de      	bne.n	8003414 <_free_r+0x24>
 8003456:	6818      	ldr	r0, [r3, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	4401      	add	r1, r0
 800345c:	6011      	str	r1, [r2, #0]
 800345e:	6053      	str	r3, [r2, #4]
 8003460:	e7d8      	b.n	8003414 <_free_r+0x24>
 8003462:	d902      	bls.n	800346a <_free_r+0x7a>
 8003464:	230c      	movs	r3, #12
 8003466:	602b      	str	r3, [r5, #0]
 8003468:	e7d4      	b.n	8003414 <_free_r+0x24>
 800346a:	6820      	ldr	r0, [r4, #0]
 800346c:	1821      	adds	r1, r4, r0
 800346e:	428b      	cmp	r3, r1
 8003470:	bf01      	itttt	eq
 8003472:	6819      	ldreq	r1, [r3, #0]
 8003474:	685b      	ldreq	r3, [r3, #4]
 8003476:	1809      	addeq	r1, r1, r0
 8003478:	6021      	streq	r1, [r4, #0]
 800347a:	6063      	str	r3, [r4, #4]
 800347c:	6054      	str	r4, [r2, #4]
 800347e:	e7c9      	b.n	8003414 <_free_r+0x24>
 8003480:	bd38      	pop	{r3, r4, r5, pc}
 8003482:	bf00      	nop
 8003484:	20000120 	.word	0x20000120

08003488 <_read_r>:
 8003488:	b538      	push	{r3, r4, r5, lr}
 800348a:	4604      	mov	r4, r0
 800348c:	4608      	mov	r0, r1
 800348e:	4611      	mov	r1, r2
 8003490:	2200      	movs	r2, #0
 8003492:	4d05      	ldr	r5, [pc, #20]	; (80034a8 <_read_r+0x20>)
 8003494:	602a      	str	r2, [r5, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	f7fd fae0 	bl	8000a5c <_read>
 800349c:	1c43      	adds	r3, r0, #1
 800349e:	d102      	bne.n	80034a6 <_read_r+0x1e>
 80034a0:	682b      	ldr	r3, [r5, #0]
 80034a2:	b103      	cbz	r3, 80034a6 <_read_r+0x1e>
 80034a4:	6023      	str	r3, [r4, #0]
 80034a6:	bd38      	pop	{r3, r4, r5, pc}
 80034a8:	200001c4 	.word	0x200001c4

080034ac <_fstat_r>:
 80034ac:	b538      	push	{r3, r4, r5, lr}
 80034ae:	2300      	movs	r3, #0
 80034b0:	4d06      	ldr	r5, [pc, #24]	; (80034cc <_fstat_r+0x20>)
 80034b2:	4604      	mov	r4, r0
 80034b4:	4608      	mov	r0, r1
 80034b6:	4611      	mov	r1, r2
 80034b8:	602b      	str	r3, [r5, #0]
 80034ba:	f7fd faf7 	bl	8000aac <_fstat>
 80034be:	1c43      	adds	r3, r0, #1
 80034c0:	d102      	bne.n	80034c8 <_fstat_r+0x1c>
 80034c2:	682b      	ldr	r3, [r5, #0]
 80034c4:	b103      	cbz	r3, 80034c8 <_fstat_r+0x1c>
 80034c6:	6023      	str	r3, [r4, #0]
 80034c8:	bd38      	pop	{r3, r4, r5, pc}
 80034ca:	bf00      	nop
 80034cc:	200001c4 	.word	0x200001c4

080034d0 <_isatty_r>:
 80034d0:	b538      	push	{r3, r4, r5, lr}
 80034d2:	2300      	movs	r3, #0
 80034d4:	4d05      	ldr	r5, [pc, #20]	; (80034ec <_isatty_r+0x1c>)
 80034d6:	4604      	mov	r4, r0
 80034d8:	4608      	mov	r0, r1
 80034da:	602b      	str	r3, [r5, #0]
 80034dc:	f7fd faf5 	bl	8000aca <_isatty>
 80034e0:	1c43      	adds	r3, r0, #1
 80034e2:	d102      	bne.n	80034ea <_isatty_r+0x1a>
 80034e4:	682b      	ldr	r3, [r5, #0]
 80034e6:	b103      	cbz	r3, 80034ea <_isatty_r+0x1a>
 80034e8:	6023      	str	r3, [r4, #0]
 80034ea:	bd38      	pop	{r3, r4, r5, pc}
 80034ec:	200001c4 	.word	0x200001c4

080034f0 <_init>:
 80034f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034f2:	bf00      	nop
 80034f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034f6:	bc08      	pop	{r3}
 80034f8:	469e      	mov	lr, r3
 80034fa:	4770      	bx	lr

080034fc <_fini>:
 80034fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034fe:	bf00      	nop
 8003500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003502:	bc08      	pop	{r3}
 8003504:	469e      	mov	lr, r3
 8003506:	4770      	bx	lr
