[93m154. â„¹ï¸ INFO: Generating 'Change Log' target for IP 'fifo_43_43_clk2'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_43_43_clk2'...
[93m155. â„¹ï¸ INFO: Generating 'Instantiation Template' target for IP 'fifo_49_49_clk2'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_49_49_clk2'...
[93m156. â„¹ï¸ INFO: Generating 'Synthesis' target for IP 'fifo_49_49_clk2'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_49_49_clk2'...
[93m157. â„¹ï¸ INFO: Generating 'Simulation' target for IP 'fifo_49_49_clk2'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_49_49_clk2'...
[93m158. â„¹ï¸ INFO: Generating 'Change Log' target for IP 'fifo_49_49_clk2'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_49_49_clk2'...
[93m159. â„¹ï¸ INFO: Generating 'Instantiation Template' target for IP 'fifo_64_64'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_64_64'...
[93m160. â„¹ï¸ INFO: Generating 'Synthesis' target for IP 'fifo_64_64'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_64_64'...
[93m161. â„¹ï¸ INFO: Generating 'Simulation' target for IP 'fifo_64_64'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_64_64'...
[93m162. â„¹ï¸ INFO: Generating 'Change Log' target for IP 'fifo_64_64'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_64_64'...
[93m163. â„¹ï¸ INFO: Generating 'Instantiation Template' target for IP 'fifo_64_64_clk1_fifocmd'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_64_64_clk1_fifocmd'...
[93m164. â„¹ï¸ INFO: Generating 'Synthesis' target for IP 'fifo_64_64_clk1_fifocmd'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_64_64_clk1_fifocmd'...
[93m165. â„¹ï¸ INFO: Generating 'Simulation' target for IP 'fifo_64_64_clk1_fifocmd'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_64_64_clk1_fifocmd'...
[93m166. â„¹ï¸ INFO: Generating 'Change Log' target for IP 'fifo_64_64_clk1_fifocmd'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_64_64_clk1_fifocmd'...
[93m167. â„¹ï¸ INFO: Generating 'Instantiation Template' target for IP 'fifo_64_64_clk2_comrx'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_64_64_clk2_comrx'...
[93m168. â„¹ï¸ INFO: Generating 'Synthesis' target for IP 'fifo_64_64_clk2_comrx'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_64_64_clk2_comrx'...
[93m169. â„¹ï¸ INFO: Generating 'Simulation' target for IP 'fifo_64_64_clk2_comrx'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_64_64_clk2_comrx'...
[93m170. â„¹ï¸ INFO: Generating 'Change Log' target for IP 'fifo_64_64_clk2_comrx'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_64_64_clk2_comrx'...
[93m171. â„¹ï¸ INFO: Generating 'Instantiation Template' target for IP 'fifo_74_74_clk1_bar_rd1'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_74_74_clk1_bar_rd1'...
[93m172. â„¹ï¸ INFO: Generating 'Synthesis' target for IP 'fifo_74_74_clk1_bar_rd1'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_74_74_clk1_bar_rd1'...
[93m173. â„¹ï¸ INFO: Generating 'Simulation' target for IP 'fifo_74_74_clk1_bar_rd1'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_74_74_clk1_bar_rd1'...
[93m174. â„¹ï¸ INFO: Generating 'Change Log' target for IP 'fifo_74_74_clk1_bar_rd1'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_74_74_clk1_bar_rd1'...
[93m175. â„¹ï¸ INFO: Generating 'Instantiation Template' target for IP 'pcie_7x_0'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_7x_0'...
[93m176. â„¹ï¸ INFO: Generating 'Synthesis' target for IP 'pcie_7x_0'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_7x_0'...
[93m177. â„¹ï¸ INFO: Generating 'Simulation' target for IP 'pcie_7x_0'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_7x_0'...
[93m178. â„¹ï¸ INFO: Generating 'Change Log' target for IP 'pcie_7x_0'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_7x_0'...
[93m179. âš ï¸ WARNING: No IPs found[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: WARNING: [Coretcl 2-176] No IPs found
[93m180. â„¹ï¸ INFO: Generating 'Instantiation Template' target for IP 'bram_pcie_cfgspace'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bram_pcie_cfgspace'...
[93m181. â„¹ï¸ INFO: Generating 'Synthesis' target for IP 'bram_pcie_cfgspace'...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bram_pcie_cfgspace'...
[93m182. â„¹ï¸ INFO: Exiting Vivado at Tue Feb 3 23:13:12 2026...[0m
ğŸ·ï¸ Type: Unknown
ğŸ“ Raw: INFO: [Common 17-206] Exiting Vivado at Tue Feb 3 23:13:12 2026...
[1mERROR TYPE BREAKDOWN:[0m
----------------------------------------
Ip: [91m12 errors[0m, [93m2 warnings[0m
Unknown: [91m4 errors[0m, [93m180 warnings[0m
[1mRECOMMENDATIONS:[0m
----------------------------------------
For [1mIp[0m issues:
â€¢ Regenerate PCIe IP core for your Vivado version and target board
â€¢ Check PCIe IP core configuration (lanes, speed, device/endpoint mode)
â€¢ Verify PCIe IP core licensing for your FPGA family
â€¢ Ensure PCIe IP core version matches your board's capabilities
================================================================================
Build failed with exit code 1