###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-06.ece.iastate.edu)
#  Generated on:      Thu Dec 10 21:05:15 2015
#  Design:            triangle
#  Command:           optDesign -preCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin rst_int_reg/CP 
Endpoint:   rst_int_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: yo_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.032
+ Phase Shift                   0.400
= Required Time                 0.408
- Arrival Time                  0.409
= Slack Time                   -0.001
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk ^        |          |       |   0.040 |    0.039 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1  | 0.000 |   0.040 |    0.039 | 
     | yo_reg[0]                      | CP ^ -> Q ^  | DFKCNQD1 | 0.126 |   0.166 |    0.165 | 
     | g36                            | A1 ^ -> ZN v | NR2XD1   | 0.030 |   0.196 |    0.195 | 
     | g35                            | B1 v -> ZN v | MAOI22D1 | 0.071 |   0.267 |    0.266 | 
     | g7197                          | A1 v -> ZN ^ | OAI22D2  | 0.058 |   0.325 |    0.324 | 
     | g7179                          | A2 ^ -> Z ^  | AN3XD1   | 0.084 |   0.409 |    0.408 | 
     | rst_int_reg                    | D ^          | DFD4     | 0.000 |   0.409 |    0.408 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +----------------------------------------------------------+ 
     |  Instance   |  Arc  |  Cell | Delay | Arrival | Required | 
     |             |       |       |       |  Time   |   Time   | 
     |-------------+-------+-------+-------+---------+----------| 
     |             | clk ^ |       |       |   0.040 |    0.041 | 
     | rst_int_reg | CP ^  | DFD4  | 0.000 |   0.040 |    0.041 | 
     +----------------------------------------------------------+ 
Path 2: MET Setup Check with Pin yi_ff_reg[2][1]/CP 
Endpoint:   yi_ff_reg[2][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.328
= Slack Time                    0.001
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |    0.041 | 
     | rst_int_reg     | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.173 | 
     | g20             | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.205 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.241 | 
     | g6125           | A1 v -> ZN ^ | NR2XD0  | 0.088 |   0.328 |    0.329 | 
     | yi_ff_reg[2][1] | D ^          | SDFQND1 | 0.000 |   0.328 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.039 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.039 | 
     | yi_ff_reg[2][1]                | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.039 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin yi_ff_reg[0][1]/CP 
Endpoint:   yi_ff_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.328
= Slack Time                    0.001
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |    0.041 | 
     | rst_int_reg     | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.173 | 
     | g20             | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.205 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.241 | 
     | g6125           | A1 v -> ZN ^ | NR2XD0  | 0.088 |   0.328 |    0.329 | 
     | yi_ff_reg[0][1] | D ^          | SDFQND1 | 0.000 |   0.328 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.039 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.039 | 
     | yi_ff_reg[0][1]                | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.039 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin yi_ff_reg[0][2]/CP 
Endpoint:   yi_ff_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.327
= Slack Time                    0.002
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |    0.042 | 
     | rst_int_reg     | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.174 | 
     | g20             | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.206 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.242 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.087 |   0.327 |    0.329 | 
     | yi_ff_reg[0][2] | D ^          | SDFQND1 | 0.000 |   0.327 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.038 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.038 | 
     | yi_ff_reg[0][2]                | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.038 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin yi_ff_reg[2][2]/CP 
Endpoint:   yi_ff_reg[2][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.327
= Slack Time                    0.002
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |    0.042 | 
     | rst_int_reg     | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.174 | 
     | g20             | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.206 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.242 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.087 |   0.327 |    0.329 | 
     | yi_ff_reg[2][2] | D ^          | SDFQND1 | 0.000 |   0.327 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.038 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.038 | 
     | yi_ff_reg[2][2]                | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.038 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin yi_ff_reg[1][2]/CP 
Endpoint:   yi_ff_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.111
+ Phase Shift                   0.400
= Required Time                 0.329
- Arrival Time                  0.327
= Slack Time                    0.002
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |    0.042 | 
     | rst_int_reg     | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.174 | 
     | g20             | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.206 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.242 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.087 |   0.327 |    0.329 | 
     | yi_ff_reg[1][2] | D ^          | SDFQND1 | 0.000 |   0.327 |    0.329 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.038 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.038 | 
     | yi_ff_reg[1][2]               | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.038 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST4/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST4/RC_CGIC_INST/E (^) checked with  leading edge of 
'clk'
Beginpoint: control_reg[0]/Q                (^) triggered by  leading edge of 
'clk'
Path Groups:  {C2C} {cg_enable_group_clk} {reg2reg} {clkgate}
Other End Arrival Time          0.040
- Clock Gating Setup            0.065
+ Phase Shift                   0.400
= Required Time                 0.375
- Arrival Time                  0.372
= Slack Time                    0.003
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                |              |             |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------------+-------+---------+----------| 
     |                                | clk ^        |             |       |   0.040 |    0.043 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1     | 0.000 |   0.040 |    0.043 | 
     | control_reg[0]                 | CP ^ -> Q ^  | DFQD4       | 0.125 |   0.165 |    0.167 | 
     | g7408                          | A1 ^ -> ZN ^ | INR2D4      | 0.065 |   0.230 |    0.233 | 
     | g627                           | I ^ -> ZN v  | INVD2       | 0.026 |   0.256 |    0.259 | 
     | g101                           | A2 v -> ZN ^ | OAI21D0     | 0.116 |   0.372 |    0.375 | 
     | RC_CG_HIER_INST4               | enable ^     | RC_CG_MOD_4 |       |   0.372 |    0.375 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST  | E ^          | CKLNQD1     | 0.000 |   0.372 |    0.375 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | clk ^ |         |       |   0.040 |    0.037 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |    0.037 | 
     +------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RLO_reg[1]/CP 
Endpoint:   RLO_reg[1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.333
= Slack Time                    0.003
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.043 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.175 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.221 | 
     | g5962       | A2 ^ -> Z ^  | AN2XD1 | 0.114 |   0.332 |    0.335 | 
     | RLO_reg[1]  | D ^          | SDFD4  | 0.001 |   0.333 |    0.336 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.037 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.037 | 
     | RLO_reg[1]                    | CP ^        | SDFD4   | 0.000 |   0.040 |    0.037 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin D1_reg[1]/CP 
Endpoint:   D1_reg[1]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.333
= Slack Time                    0.003
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.043 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.175 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.221 | 
     | g5962       | A2 ^ -> Z ^  | AN2XD1 | 0.114 |   0.332 |    0.335 | 
     | D1_reg[1]   | D ^          | SDFD4  | 0.001 |   0.333 |    0.336 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.037 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.037 | 
     | D1_reg[1]                     | CP ^        | SDFD4   | 0.000 |   0.040 |    0.037 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin D0_reg[1]/CP 
Endpoint:   D0_reg[1]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.333
= Slack Time                    0.003
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.043 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.175 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.221 | 
     | g5962       | A2 ^ -> Z ^  | AN2XD1 | 0.114 |   0.332 |    0.335 | 
     | D0_reg[1]   | D ^          | SDFD4  | 0.001 |   0.333 |    0.336 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.037 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.037 | 
     | D0_reg[1]                     | CP ^        | SDFD4   | 0.000 |   0.040 |    0.037 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin D1_reg[0]/CP 
Endpoint:   D1_reg[0]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.332
= Slack Time                    0.004
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.044 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.176 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.222 | 
     | g5970       | A2 ^ -> Z ^  | AN2XD1 | 0.113 |   0.331 |    0.335 | 
     | D1_reg[0]   | D ^          | SDFD4  | 0.000 |   0.332 |    0.336 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.036 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.036 | 
     | D1_reg[0]                     | CP ^        | SDFD4   | 0.000 |   0.040 |    0.036 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin D0_reg[0]/CP 
Endpoint:   D0_reg[0]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.332
= Slack Time                    0.004
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.044 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.176 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.222 | 
     | g5970       | A2 ^ -> Z ^  | AN2XD1 | 0.113 |   0.331 |    0.335 | 
     | D0_reg[0]   | D ^          | SDFD4  | 0.000 |   0.332 |    0.336 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.036 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.036 | 
     | D0_reg[0]                     | CP ^        | SDFD4   | 0.000 |   0.040 |    0.036 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin BC_reg[3]/CP 
Endpoint:   BC_reg[3]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.093
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.343
= Slack Time                    0.004
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.044 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.176 | 
     | g20         | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.208 | 
     | g19         | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.244 | 
     | fopt6179    | I v -> ZN ^  | INVD12  | 0.039 |   0.279 |    0.283 | 
     | g6114       | A2 ^ -> Z ^  | AN2XD1  | 0.064 |   0.343 |    0.347 | 
     | BC_reg[3]   | D ^          | SDFQND1 | 0.000 |   0.343 |    0.347 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.036 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.036 | 
     | BC_reg[3]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.036 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin AD_reg[3]/CP 
Endpoint:   AD_reg[3]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.093
+ Phase Shift                   0.400
= Required Time                 0.347
- Arrival Time                  0.343
= Slack Time                    0.004
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.044 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.176 | 
     | g20         | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.208 | 
     | g19         | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.244 | 
     | fopt6179    | I v -> ZN ^  | INVD12  | 0.039 |   0.279 |    0.283 | 
     | g6114       | A2 ^ -> Z ^  | AN2XD1  | 0.064 |   0.343 |    0.347 | 
     | AD_reg[3]   | D ^          | SDFQND1 | 0.000 |   0.343 |    0.347 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.036 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.036 | 
     | AD_reg[3]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.036 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin x_reg[1]/CPN 
Endpoint:   x_reg[1]/SE (^) checked with trailing edge of 'clk'
Beginpoint: inc_y_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.239
+ Phase Shift                   0.400
= Required Time                 0.201
- Arrival Time                  0.197
= Slack Time                    0.004
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc     |   Cell   | Delay | Arrival | Required | 
     |           |             |          |       |  Time   |   Time   | 
     |-----------+-------------+----------+-------+---------+----------| 
     |           | clk ^       |          |       |   0.040 |    0.044 | 
     | inc_y_reg | CP ^ -> Q ^ | DFD2     | 0.157 |   0.197 |    0.201 | 
     | x_reg[1]  | SE ^        | SDFNSND4 | 0.000 |   0.197 |    0.201 | 
     +-----------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |    0.036 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.000 |   0.040 |    0.036 | 
     | x_reg[1]                       | CPN v        | SDFNSND4 | 0.000 |   0.040 |    0.036 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin x_reg[0]/CPN 
Endpoint:   x_reg[0]/SE (^) checked with trailing edge of 'clk'
Beginpoint: inc_y_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.239
+ Phase Shift                   0.400
= Required Time                 0.201
- Arrival Time                  0.197
= Slack Time                    0.004
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc     |   Cell   | Delay | Arrival | Required | 
     |           |             |          |       |  Time   |   Time   | 
     |-----------+-------------+----------+-------+---------+----------| 
     |           | clk ^       |          |       |   0.040 |    0.044 | 
     | inc_y_reg | CP ^ -> Q ^ | DFD2     | 0.157 |   0.197 |    0.201 | 
     | x_reg[0]  | SE ^        | SDFNSND4 | 0.000 |   0.197 |    0.201 | 
     +-----------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |    0.036 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.000 |   0.040 |    0.036 | 
     | x_reg[0]                       | CPN v        | SDFNSND4 | 0.000 |   0.040 |    0.036 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RLO_reg[0]/CP 
Endpoint:   RLO_reg[0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.332
= Slack Time                    0.004
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.044 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.176 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.222 | 
     | g5970       | A2 ^ -> Z ^  | AN2XD1 | 0.113 |   0.331 |    0.336 | 
     | RLO_reg[0]  | D ^          | SDFD4  | 0.000 |   0.332 |    0.336 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.036 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.036 | 
     | RLO_reg[0]                    | CP ^        | SDFD4   | 0.000 |   0.040 |    0.036 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin yi_ff_reg[2][0]/CP 
Endpoint:   yi_ff_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.110
+ Phase Shift                   0.400
= Required Time                 0.330
- Arrival Time                  0.325
= Slack Time                    0.005
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |    0.045 | 
     | rst_int_reg     | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.177 | 
     | g20             | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.209 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.245 | 
     | g18             | A1 v -> ZN ^ | NR2XD0  | 0.085 |   0.325 |    0.330 | 
     | yi_ff_reg[2][0] | D ^          | SDFQND1 | 0.000 |   0.325 |    0.330 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.035 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.035 | 
     | yi_ff_reg[2][0]                | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.035 | 
     +-------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin yi_ff_reg[0][0]/CP 
Endpoint:   yi_ff_reg[0][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.110
+ Phase Shift                   0.400
= Required Time                 0.330
- Arrival Time                  0.325
= Slack Time                    0.005
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |    0.045 | 
     | rst_int_reg     | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.177 | 
     | g20             | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.209 | 
     | g19             | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.245 | 
     | g18             | A1 v -> ZN ^ | NR2XD0  | 0.085 |   0.325 |    0.330 | 
     | yi_ff_reg[0][0] | D ^          | SDFQND1 | 0.000 |   0.325 |    0.330 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.035 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.035 | 
     | yi_ff_reg[0][0]                | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.035 | 
     +-------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin D1_reg[4]/CP 
Endpoint:   D1_reg[4]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.331
= Slack Time                    0.005
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.045 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.177 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.224 | 
     | g5918       | A2 ^ -> Z ^  | AN2XD1 | 0.112 |   0.330 |    0.336 | 
     | D1_reg[4]   | D ^          | SDFD4  | 0.000 |   0.331 |    0.336 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.035 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.035 | 
     | D1_reg[4]                     | CP ^        | SDFD4   | 0.000 |   0.040 |    0.035 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin D0_reg[4]/CP 
Endpoint:   D0_reg[4]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.104
+ Phase Shift                   0.400
= Required Time                 0.336
- Arrival Time                  0.331
= Slack Time                    0.005
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.045 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.177 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.224 | 
     | g5918       | A2 ^ -> Z ^  | AN2XD1 | 0.112 |   0.330 |    0.336 | 
     | D0_reg[4]   | D ^          | SDFD4  | 0.000 |   0.331 |    0.336 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.035 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.035 | 
     | D0_reg[4]                     | CP ^        | SDFD4   | 0.000 |   0.040 |    0.035 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin BC_reg[6]/CP 
Endpoint:   BC_reg[6]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.342
= Slack Time                    0.006
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.046 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.177 | 
     | g20         | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.210 | 
     | g19         | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.246 | 
     | fopt6179    | I v -> ZN ^  | INVD12  | 0.039 |   0.279 |    0.284 | 
     | g6113       | A2 ^ -> Z ^  | AN2XD1  | 0.063 |   0.342 |    0.348 | 
     | BC_reg[6]   | D ^          | SDFQND1 | 0.000 |   0.342 |    0.348 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.034 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.034 | 
     | BC_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.034 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin AD_reg[6]/CP 
Endpoint:   AD_reg[6]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.342
= Slack Time                    0.006
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.046 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.177 | 
     | g20         | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.210 | 
     | g19         | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.246 | 
     | fopt6179    | I v -> ZN ^  | INVD12  | 0.039 |   0.279 |    0.284 | 
     | g6113       | A2 ^ -> Z ^  | AN2XD1  | 0.063 |   0.342 |    0.348 | 
     | AD_reg[6]   | D ^          | SDFQND1 | 0.000 |   0.342 |    0.348 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.034 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.034 | 
     | AD_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.034 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin BC_reg[5]/CP 
Endpoint:   BC_reg[5]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.342
= Slack Time                    0.006
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.046 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.178 | 
     | g20         | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.210 | 
     | g19         | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.246 | 
     | fopt6179    | I v -> ZN ^  | INVD12  | 0.039 |   0.279 |    0.285 | 
     | g6117       | A2 ^ -> Z ^  | AN2XD1  | 0.063 |   0.342 |    0.348 | 
     | BC_reg[5]   | D ^          | SDFQND1 | 0.000 |   0.342 |    0.348 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.034 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.034 | 
     | BC_reg[5]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.034 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin AD_reg[5]/CP 
Endpoint:   AD_reg[5]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.342
= Slack Time                    0.006
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.046 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.178 | 
     | g20         | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.210 | 
     | g19         | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.246 | 
     | fopt6179    | I v -> ZN ^  | INVD12  | 0.039 |   0.279 |    0.285 | 
     | g6117       | A2 ^ -> Z ^  | AN2XD1  | 0.063 |   0.342 |    0.348 | 
     | AD_reg[5]   | D ^          | SDFQND1 | 0.000 |   0.342 |    0.348 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.034 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.034 | 
     | AD_reg[5]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.034 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin BC_reg[4]/CP 
Endpoint:   BC_reg[4]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.341
= Slack Time                    0.007
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.047 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.179 | 
     | g20         | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.211 | 
     | g19         | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.247 | 
     | fopt6179    | I v -> ZN ^  | INVD12  | 0.039 |   0.279 |    0.286 | 
     | g6115       | A2 ^ -> Z ^  | AN2XD1  | 0.062 |   0.341 |    0.348 | 
     | BC_reg[4]   | D ^          | SDFQND1 | 0.000 |   0.341 |    0.348 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.033 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.033 | 
     | BC_reg[4]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.033 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin AD_reg[4]/CP 
Endpoint:   AD_reg[4]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.092
+ Phase Shift                   0.400
= Required Time                 0.348
- Arrival Time                  0.341
= Slack Time                    0.007
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.047 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.179 | 
     | g20         | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.211 | 
     | g19         | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.247 | 
     | fopt6179    | I v -> ZN ^  | INVD12  | 0.039 |   0.279 |    0.286 | 
     | g6115       | A2 ^ -> Z ^  | AN2XD1  | 0.062 |   0.341 |    0.348 | 
     | AD_reg[4]   | D ^          | SDFQND1 | 0.000 |   0.341 |    0.348 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.033 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.033 | 
     | AD_reg[4]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.033 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST10/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST10/RC_CGIC_INST/E (^) checked with  leading edge of 
'clk'
Beginpoint: control_reg[3]/Q                 (v) triggered by  leading edge of 
'clk'
Path Groups:  {C2C} {cg_enable_group_clk} {reg2reg} {clkgate}
Other End Arrival Time          0.040
- Clock Gating Setup            0.053
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.380
= Slack Time                    0.007
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | clk ^        |              |       |   0.040 |    0.047 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1      | 0.000 |   0.040 |    0.047 | 
     | control_reg[3]                 | CP ^ -> Q v  | DFQD4        | 0.133 |   0.173 |    0.180 | 
     | g11                            | I v -> ZN ^  | CKND2        | 0.030 |   0.203 |    0.209 | 
     | g109                           | A1 ^ -> ZN v | CKND2D2      | 0.037 |   0.240 |    0.246 | 
     | g108                           | I v -> ZN ^  | CKND2        | 0.026 |   0.266 |    0.272 | 
     | g105                           | A1 ^ -> Z ^  | AO31D0       | 0.114 |   0.380 |    0.387 | 
     | RC_CG_HIER_INST10              | enable ^     | RC_CG_MOD_10 |       |   0.380 |    0.387 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | E ^          | CKLNQD1      | 0.000 |   0.380 |    0.387 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |    0.033 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |    0.033 | 
     +-------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin y_max_reg[0]/CP 
Endpoint:   y_max_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.108
+ Phase Shift                   0.400
= Required Time                 0.332
- Arrival Time                  0.325
= Slack Time                    0.007
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | clk ^        |         |       |   0.040 |    0.047 | 
     | rst_int_reg  | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.179 | 
     | g20          | A1 v -> ZN ^ | NR2D4   | 0.032 |   0.204 |    0.211 | 
     | g19          | I ^ -> ZN v  | INVD4   | 0.036 |   0.240 |    0.247 | 
     | g18          | A1 v -> ZN ^ | NR2XD0  | 0.085 |   0.325 |    0.332 | 
     | y_max_reg[0] | D ^          | SDFQND4 | 0.000 |   0.325 |    0.332 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.033 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.033 | 
     | y_max_reg[0]                   | CP ^        | SDFQND4 | 0.000 |   0.040 |    0.033 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST5/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST5/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: control_reg[3]/Q                (^) triggered by  leading edge of 
'clk'
Path Groups:  {C2C} {cg_enable_group_clk} {reg2reg} {clkgate}
Other End Arrival Time          0.040
- Clock Gating Setup            0.053
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.380
= Slack Time                    0.007
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                |              |             |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------------+-------+---------+----------| 
     |                                | clk ^        |             |       |   0.040 |    0.047 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1     | 0.000 |   0.040 |    0.047 | 
     | control_reg[3]                 | CP ^ -> Q ^  | DFQD4       | 0.125 |   0.165 |    0.172 | 
     | g11                            | I ^ -> ZN v  | CKND2       | 0.029 |   0.194 |    0.201 | 
     | g109                           | A1 v -> ZN ^ | CKND2D2     | 0.039 |   0.232 |    0.239 | 
     | g106                           | A2 ^ -> ZN v | NR2XD0      | 0.055 |   0.287 |    0.294 | 
     | g104                           | A1 v -> Z v  | OR2D0       | 0.092 |   0.380 |    0.386 | 
     | RC_CG_HIER_INST5               | enable v     | RC_CG_MOD_5 |       |   0.380 |    0.387 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST  | E v          | CKLNQD1     | 0.000 |   0.380 |    0.387 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | clk ^ |         |       |   0.040 |    0.033 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |    0.033 | 
     +------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST0/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST0/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: control_reg[3]/Q                (v) triggered by  leading edge of 
'clk'
Path Groups:  {C2C} {cg_enable_group_clk} {reg2reg} {clkgate}
Other End Arrival Time          0.040
- Clock Gating Setup            0.056
+ Phase Shift                   0.400
= Required Time                 0.384
- Arrival Time                  0.377
= Slack Time                    0.007
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                |              |           |       |  Time   |   Time   | 
     |--------------------------------+--------------+-----------+-------+---------+----------| 
     |                                | clk ^        |           |       |   0.040 |    0.047 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1   | 0.000 |   0.040 |    0.047 | 
     | control_reg[3]                 | CP ^ -> Q v  | DFQD4     | 0.133 |   0.173 |    0.180 | 
     | g11                            | I v -> ZN ^  | CKND2     | 0.030 |   0.203 |    0.209 | 
     | g6137                          | A1 ^ -> ZN v | NR2XD2    | 0.027 |   0.230 |    0.237 | 
     | g6109                          | A1 v -> ZN ^ | CKND2D0   | 0.088 |   0.318 |    0.325 | 
     | g6058                          | A1 ^ -> ZN v | CKND2D0   | 0.059 |   0.377 |    0.384 | 
     | RC_CG_HIER_INST0               | enable v     | RC_CG_MOD |       |   0.377 |    0.384 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST  | E v          | CKLNQD1   | 0.000 |   0.377 |    0.384 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | clk ^ |         |       |   0.040 |    0.033 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |    0.033 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin inc_y_reg/CP 
Endpoint:   inc_y_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: control_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.036
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.397
= Slack Time                    0.007
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk ^        |          |       |   0.040 |    0.047 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1  | 0.000 |   0.040 |    0.047 | 
     | control_reg[0]                 | CP ^ -> Q ^  | DFQD4    | 0.125 |   0.165 |    0.172 | 
     | g7408                          | A1 ^ -> ZN ^ | INR2D4   | 0.065 |   0.230 |    0.237 | 
     | g624                           | A1 ^ -> ZN v | CKND2D1  | 0.060 |   0.290 |    0.297 | 
     | g616                           | B1 v -> ZN v | MAOI22D1 | 0.077 |   0.367 |    0.374 | 
     | g126                           | B v -> ZN ^  | OAI21D1  | 0.030 |   0.397 |    0.404 | 
     | inc_y_reg                      | D ^          | DFD2     | 0.000 |   0.397 |    0.404 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------+ 
     |  Instance |  Arc  |  Cell | Delay | Arrival | Required | 
     |           |       |       |       |  Time   |   Time   | 
     |-----------+-------+-------+-------+---------+----------| 
     |           | clk ^ |       |       |   0.040 |    0.033 | 
     | inc_y_reg | CP ^  | DFD2  | 0.000 |   0.040 |    0.033 | 
     +--------------------------------------------------------+ 
Path 33: MET Setup Check with Pin top_line_reg/CP 
Endpoint:   top_line_reg/D    (^) checked with  leading edge of 'clk'
Beginpoint: yi_ff_reg[1][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.045
+ Phase Shift                   0.400
= Required Time                 0.395
- Arrival Time                  0.388
= Slack Time                    0.007
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                               |              |         |       |  Time   |   Time   | 
     |-------------------------------+--------------+---------+-------+---------+----------| 
     |                               | clk ^        |         |       |   0.040 |    0.047 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1 | 0.000 |   0.040 |    0.047 | 
     | yi_ff_reg[1][0]               | CP ^ -> Q v  | DFQD1   | 0.139 |   0.178 |    0.186 | 
     | g7322                         | I v -> ZN ^  | CKND2   | 0.020 |   0.199 |    0.206 | 
     | g7239                         | B ^ -> ZN v  | OAI21D2 | 0.038 |   0.236 |    0.244 | 
     | g7209                         | A1 v -> ZN ^ | OAI21D2 | 0.038 |   0.274 |    0.282 | 
     | g96                           | A1 ^ -> ZN v | AOI21D1 | 0.048 |   0.322 |    0.330 | 
     | g95                           | A2 v -> ZN ^ | OAI32D2 | 0.066 |   0.388 |    0.395 | 
     | top_line_reg                  | D ^          | DFQD1   | 0.000 |   0.388 |    0.395 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------+ 
     |   Instance   |  Arc  |  Cell | Delay | Arrival | Required | 
     |              |       |       |       |  Time   |   Time   | 
     |--------------+-------+-------+-------+---------+----------| 
     |              | clk ^ |       |       |   0.040 |    0.033 | 
     | top_line_reg | CP ^  | DFQD1 | 0.000 |   0.040 |    0.033 | 
     +-----------------------------------------------------------+ 
Path 34: MET Setup Check with Pin D1_reg[6]/CP 
Endpoint:   D1_reg[6]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.107
+ Phase Shift                   0.400
= Required Time                 0.333
- Arrival Time                  0.324
= Slack Time                    0.008
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.048 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.180 | 
     | g21         | A1 v -> ZN ^ | NR2XD4  | 0.046 |   0.218 |    0.226 | 
     | g5892       | A2 ^ -> Z ^  | AN2XD1  | 0.106 |   0.324 |    0.332 | 
     | D1_reg[6]   | D ^          | SDFQND1 | 0.000 |   0.324 |    0.333 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.032 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.032 | 
     | D1_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.032 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin D0_reg[6]/CP 
Endpoint:   D0_reg[6]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.107
+ Phase Shift                   0.400
= Required Time                 0.333
- Arrival Time                  0.324
= Slack Time                    0.008
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |    0.048 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4    | 0.132 |   0.172 |    0.180 | 
     | g21         | A1 v -> ZN ^ | NR2XD4  | 0.046 |   0.218 |    0.226 | 
     | g5892       | A2 ^ -> Z ^  | AN2XD1  | 0.106 |   0.324 |    0.332 | 
     | D0_reg[6]   | D ^          | SDFQND1 | 0.000 |   0.324 |    0.333 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.032 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.032 | 
     | D0_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.040 |    0.032 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin control_reg[1]/CP 
Endpoint:   control_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: x_reg[2]/QN      (^) triggered by trailing edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.036
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.394
= Slack Time                    0.010
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | clk v         |         |       |   0.040 |    0.050 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v  | CKLHQD1 | 0.000 |   0.040 |    0.050 | 
     | x_reg[2]                       | CPN v -> QN ^ | DFNSND4 | 0.205 |   0.245 |    0.255 | 
     | g7257                          | B1 ^ -> ZN v  | OAI22D4 | 0.044 |   0.288 |    0.298 | 
     | g7215                          | A2 v -> ZN ^  | NR3D3   | 0.052 |   0.340 |    0.350 | 
     | g17                            | A1 ^ -> ZN v  | CKND2D2 | 0.030 |   0.371 |    0.381 | 
     | g16                            | B v -> ZN ^   | IOA21D1 | 0.023 |   0.394 |    0.404 | 
     | control_reg[1]                 | D ^           | DFQD4   | 0.000 |   0.394 |    0.404 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.030 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.030 | 
     | control_reg[1]                 | CP ^        | DFQD4   | 0.000 |   0.040 |    0.030 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin control_reg[2]/CP 
Endpoint:   control_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: x_reg[2]/QN      (^) triggered by trailing edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.035
+ Phase Shift                   0.400
= Required Time                 0.405
- Arrival Time                  0.394
= Slack Time                    0.011
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | clk v         |         |       |   0.040 |    0.051 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v  | CKLHQD1 | 0.000 |   0.040 |    0.051 | 
     | x_reg[2]                       | CPN v -> QN ^ | DFNSND4 | 0.205 |   0.245 |    0.256 | 
     | g7257                          | B1 ^ -> ZN v  | OAI22D4 | 0.044 |   0.288 |    0.300 | 
     | g7215                          | A2 v -> ZN ^  | NR3D3   | 0.052 |   0.340 |    0.352 | 
     | g17                            | A1 ^ -> ZN v  | CKND2D2 | 0.030 |   0.371 |    0.382 | 
     | g7410                          | A1 v -> ZN ^  | ND2D1   | 0.023 |   0.394 |    0.405 | 
     | control_reg[2]                 | D ^           | DFQD4   | 0.000 |   0.394 |    0.405 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.029 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.029 | 
     | control_reg[2]                 | CP ^        | DFQD4   | 0.000 |   0.040 |    0.029 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin AD_reg[2]/CP 
Endpoint:   AD_reg[2]/D   (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.353
- Arrival Time                  0.341
= Slack Time                    0.011
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.051 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.183 | 
     | g20         | A1 v -> ZN ^ | NR2D4  | 0.032 |   0.204 |    0.215 | 
     | g19         | I ^ -> ZN v  | INVD4  | 0.036 |   0.240 |    0.252 | 
     | fopt6179    | I v -> ZN ^  | INVD12 | 0.039 |   0.279 |    0.290 | 
     | g6116       | A2 ^ -> Z ^  | AN2XD1 | 0.062 |   0.341 |    0.353 | 
     | AD_reg[2]   | D ^          | SDFD1  | 0.000 |   0.341 |    0.353 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.029 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.029 | 
     | AD_reg[2]                     | CP ^        | SDFD1   | 0.000 |   0.040 |    0.029 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin inc_x_reg/CP 
Endpoint:   inc_x_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: control_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.036
+ Phase Shift                   0.400
= Required Time                 0.404
- Arrival Time                  0.392
= Slack Time                    0.012
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk ^        |         |       |   0.040 |    0.052 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1 | 0.000 |   0.040 |    0.052 | 
     | control_reg[3]                 | CP ^ -> Q v  | DFQD4   | 0.133 |   0.173 |    0.185 | 
     | g11                            | I v -> ZN ^  | CKND2   | 0.030 |   0.203 |    0.214 | 
     | g6137                          | A1 ^ -> ZN v | NR2XD2  | 0.027 |   0.230 |    0.242 | 
     | g6111                          | A1 v -> ZN ^ | CKND2D2 | 0.035 |   0.265 |    0.277 | 
     | g6110                          | I ^ -> ZN v  | INVD3   | 0.032 |   0.297 |    0.309 | 
     | g6050                          | A1 v -> ZN ^ | NR2XD3  | 0.032 |   0.329 |    0.341 | 
     | g24                            | A2 ^ -> ZN v | CKND2D1 | 0.033 |   0.362 |    0.374 | 
     | g23                            | B v -> ZN ^  | OAI21D1 | 0.030 |   0.392 |    0.404 | 
     | inc_x_reg                      | D ^          | DFQD1   | 0.000 |   0.392 |    0.404 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------+ 
     |  Instance |  Arc  |  Cell | Delay | Arrival | Required | 
     |           |       |       |       |  Time   |   Time   | 
     |-----------+-------+-------+-------+---------+----------| 
     |           | clk ^ |       |       |   0.040 |    0.028 | 
     | inc_x_reg | CP ^  | DFQD1 | 0.000 |   0.040 |    0.028 | 
     +--------------------------------------------------------+ 
Path 40: MET Setup Check with Pin check_reg/CP 
Endpoint:   check_reg/D      (^) checked with  leading edge of 'clk'
Beginpoint: control_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.035
+ Phase Shift                   0.400
= Required Time                 0.405
- Arrival Time                  0.392
= Slack Time                    0.013
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk ^        |         |       |   0.040 |    0.053 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1 | 0.000 |   0.040 |    0.053 | 
     | control_reg[3]                 | CP ^ -> Q v  | DFQD4   | 0.133 |   0.173 |    0.186 | 
     | g11                            | I v -> ZN ^  | CKND2   | 0.030 |   0.202 |    0.215 | 
     | g6137                          | A1 ^ -> ZN v | NR2XD2  | 0.027 |   0.230 |    0.243 | 
     | g6111                          | A1 v -> ZN ^ | CKND2D2 | 0.035 |   0.265 |    0.278 | 
     | g6110                          | I ^ -> ZN v  | INVD3   | 0.032 |   0.297 |    0.309 | 
     | g6050                          | A1 v -> ZN ^ | NR2XD3  | 0.032 |   0.329 |    0.342 | 
     | g7244                          | A1 ^ -> ZN v | AOI21D1 | 0.029 |   0.357 |    0.370 | 
     | g7224                          | A1 v -> ZN ^ | NR2XD0  | 0.034 |   0.392 |    0.405 | 
     | check_reg                      | D ^          | DFQD1   | 0.000 |   0.392 |    0.405 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------+ 
     |  Instance |  Arc  |  Cell | Delay | Arrival | Required | 
     |           |       |       |       |  Time   |   Time   | 
     |-----------+-------+-------+-------+---------+----------| 
     |           | clk ^ |       |       |   0.040 |    0.027 | 
     | check_reg | CP ^  | DFQD1 | 0.000 |   0.040 |    0.027 | 
     +--------------------------------------------------------+ 
Path 41: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST8/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST8/RC_CGIC_INST/E (^) checked with  leading edge of 
'clk'
Beginpoint: control_reg[0]/Q                (v) triggered by  leading edge of 
'clk'
Path Groups:  {C2C} {cg_enable_group_clk} {reg2reg} {clkgate}
Other End Arrival Time          0.040
- Clock Gating Setup            0.055
+ Phase Shift                   0.400
= Required Time                 0.385
- Arrival Time                  0.372
= Slack Time                    0.014
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                |              |             |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------------+-------+---------+----------| 
     |                                | clk ^        |             |       |   0.040 |    0.054 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1     | 0.000 |   0.040 |    0.054 | 
     | control_reg[0]                 | CP ^ -> Q v  | DFQD4       | 0.133 |   0.173 |    0.187 | 
     | g7353                          | A2 v -> ZN ^ | NR2D3       | 0.064 |   0.237 |    0.251 | 
     | g14                            | A1 ^ -> ZN v | CKND2D0     | 0.066 |   0.303 |    0.317 | 
     | g6052                          | A1 v -> ZN ^ | CKND2D0     | 0.069 |   0.372 |    0.385 | 
     | RC_CG_HIER_INST8               | enable ^     | RC_CG_MOD_8 |       |   0.372 |    0.385 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST  | E ^          | CKLNQD1     | 0.000 |   0.372 |    0.385 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | clk ^ |         |       |   0.040 |    0.026 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |    0.026 | 
     +------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin x_reg[2]/CPN 
Endpoint:   x_reg[2]/D  (v) checked with trailing edge of 'clk'
Beginpoint: x_reg[2]/QN (v) triggered by trailing edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.054
+ Phase Shift                   0.400
= Required Time                 0.386
- Arrival Time                  0.371
= Slack Time                    0.015
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |               |         |       |  Time   |   Time   | 
     |--------------------------------+---------------+---------+-------+---------+----------| 
     |                                | clk v         |         |       |   0.040 |    0.055 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v  | CKLHQD1 | 0.000 |   0.040 |    0.055 | 
     | x_reg[2]                       | CPN v -> QN v | DFNSND4 | 0.192 |   0.232 |    0.247 | 
     | g7186                          | I0 v -> Z v   | MUX3D0  | 0.139 |   0.371 |    0.386 | 
     | x_reg[2]                       | D v           | DFNSND4 | 0.000 |   0.371 |    0.386 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk v        |         |       |   0.040 |    0.025 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1 | 0.000 |   0.040 |    0.025 | 
     | x_reg[2]                       | CPN v        | DFNSND4 | 0.000 |   0.040 |    0.025 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RLO_reg[3]/CP 
Endpoint:   RLO_reg[3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.102
+ Phase Shift                   0.400
= Required Time                 0.338
- Arrival Time                  0.322
= Slack Time                    0.016
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.056 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.188 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.234 | 
     | g5929       | A2 ^ -> Z ^  | AN2XD1 | 0.104 |   0.322 |    0.338 | 
     | RLO_reg[3]  | D ^          | SDFD4  | 0.000 |   0.322 |    0.338 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.024 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.024 | 
     | RLO_reg[3]                    | CP ^        | SDFD4   | 0.000 |   0.040 |    0.024 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin control_reg[3]/CP 
Endpoint:   control_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: control_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.041
+ Phase Shift                   0.400
= Required Time                 0.399
- Arrival Time                  0.382
= Slack Time                    0.017
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk ^        |          |       |   0.040 |    0.057 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1  | 0.000 |   0.040 |    0.057 | 
     | control_reg[0]                 | CP ^ -> Q v  | DFQD4    | 0.133 |   0.173 |    0.190 | 
     | g7353                          | A2 v -> ZN ^ | NR2D3    | 0.064 |   0.237 |    0.254 | 
     | g7230                          | A2 ^ -> ZN v | OAI21D1  | 0.058 |   0.295 |    0.312 | 
     | g7229                          | I v -> ZN ^  | CKND2    | 0.028 |   0.323 |    0.340 | 
     | g7194                          | B2 ^ -> ZN ^ | MOAI22D1 | 0.060 |   0.382 |    0.399 | 
     | control_reg[3]                 | D ^          | DFQD4    | 0.000 |   0.382 |    0.399 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.023 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.023 | 
     | control_reg[3]                 | CP ^        | DFQD4   | 0.000 |   0.040 |    0.023 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST17/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST17/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: control_reg[3]/Q                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {C2C} {cg_enable_group_clk} {reg2reg} {clkgate}
Other End Arrival Time          0.040
- Clock Gating Setup            0.053
+ Phase Shift                   0.400
= Required Time                 0.387
- Arrival Time                  0.370
= Slack Time                    0.017
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | clk ^        |              |       |   0.040 |    0.057 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1      | 0.000 |   0.040 |    0.057 | 
     | control_reg[3]                 | CP ^ -> Q ^  | DFQD4        | 0.125 |   0.165 |    0.182 | 
     | g11                            | I ^ -> ZN v  | CKND2        | 0.029 |   0.194 |    0.211 | 
     | g109                           | A1 v -> ZN ^ | CKND2D2      | 0.039 |   0.232 |    0.250 | 
     | g107                           | B1 ^ -> ZN v | IND2D2       | 0.052 |   0.284 |    0.302 | 
     | g6123                          | I v -> ZN ^  | CKND1        | 0.050 |   0.335 |    0.352 | 
     | g5975                          | A1 ^ -> ZN v | OAI21D1      | 0.035 |   0.370 |    0.387 | 
     | RC_CG_HIER_INST17              | enable v     | RC_CG_MOD_17 |       |   0.370 |    0.387 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.370 |    0.387 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |    0.023 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |    0.023 | 
     +-------------------------------------------------------------------------------+ 
Path 46: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST16/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST16/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: control_reg[3]/Q                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {C2C} {cg_enable_group_clk} {reg2reg} {clkgate}
Other End Arrival Time          0.040
- Clock Gating Setup            0.052
+ Phase Shift                   0.400
= Required Time                 0.388
- Arrival Time                  0.370
= Slack Time                    0.019
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | clk ^        |              |       |   0.040 |    0.059 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1      | 0.000 |   0.040 |    0.059 | 
     | control_reg[3]                 | CP ^ -> Q ^  | DFQD4        | 0.125 |   0.165 |    0.183 | 
     | g11                            | I ^ -> ZN v  | CKND2        | 0.029 |   0.194 |    0.212 | 
     | g109                           | A1 v -> ZN ^ | CKND2D2      | 0.039 |   0.232 |    0.251 | 
     | g107                           | B1 ^ -> ZN v | IND2D2       | 0.052 |   0.284 |    0.303 | 
     | g6123                          | I v -> ZN ^  | CKND1        | 0.050 |   0.335 |    0.353 | 
     | g5974                          | A1 ^ -> ZN v | OAI21D1      | 0.035 |   0.370 |    0.388 | 
     | RC_CG_HIER_INST16              | enable v     | RC_CG_MOD_16 |       |   0.370 |    0.388 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.370 |    0.388 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |    0.021 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |    0.021 | 
     +-------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RLO_reg[2]/CP 
Endpoint:   RLO_reg[2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.101
+ Phase Shift                   0.400
= Required Time                 0.339
- Arrival Time                  0.318
= Slack Time                    0.021
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | clk ^        |        |       |   0.040 |    0.061 | 
     | rst_int_reg | CP ^ -> Q v  | DFD4   | 0.132 |   0.172 |    0.193 | 
     | g21         | A1 v -> ZN ^ | NR2XD4 | 0.046 |   0.218 |    0.239 | 
     | g5944       | A2 ^ -> Z ^  | AN2XD1 | 0.100 |   0.318 |    0.339 | 
     | RLO_reg[2]  | D ^          | SDFD4  | 0.000 |   0.318 |    0.339 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.019 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.040 |    0.019 | 
     | RLO_reg[2]                    | CP ^        | SDFD4   | 0.000 |   0.040 |    0.019 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST15/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST15/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: control_reg[3]/Q                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {C2C} {cg_enable_group_clk} {reg2reg} {clkgate}
Other End Arrival Time          0.040
- Clock Gating Setup            0.051
+ Phase Shift                   0.400
= Required Time                 0.389
- Arrival Time                  0.367
= Slack Time                    0.022
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | clk ^        |              |       |   0.040 |    0.062 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1      | 0.000 |   0.040 |    0.062 | 
     | control_reg[3]                 | CP ^ -> Q ^  | DFQD4        | 0.125 |   0.165 |    0.187 | 
     | g11                            | I ^ -> ZN v  | CKND2        | 0.029 |   0.194 |    0.216 | 
     | g109                           | A1 v -> ZN ^ | CKND2D2      | 0.039 |   0.232 |    0.255 | 
     | g107                           | B1 ^ -> ZN v | IND2D2       | 0.052 |   0.284 |    0.307 | 
     | g6123                          | I v -> ZN ^  | CKND1        | 0.050 |   0.335 |    0.357 | 
     | g55                            | A1 ^ -> ZN v | OAI21D1      | 0.032 |   0.367 |    0.389 | 
     | RC_CG_HIER_INST15              | enable v     | RC_CG_MOD_15 |       |   0.367 |    0.389 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.367 |    0.389 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.040 |    0.018 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.040 |    0.018 | 
     +-------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin y_reg[1]/CPN 
Endpoint:   y_reg[1]/D  (v) checked with trailing edge of 'clk'
Beginpoint: y_reg[0]/QN (^) triggered by trailing edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.050
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.363
= Slack Time                    0.027
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |               |          |       |  Time   |   Time   | 
     |--------------------------------+---------------+----------+-------+---------+----------| 
     |                                | clk v         |          |       |   0.040 |    0.067 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v -> Q v  | CKLHQD1  | 0.000 |   0.040 |    0.067 | 
     | y_reg[0]                       | CPN v -> QN ^ | DFNSND4  | 0.199 |   0.239 |    0.266 | 
     | g7253                          | I0 ^ -> ZN v  | MUX2ND0  | 0.050 |   0.289 |    0.316 | 
     | g7203                          | I1 v -> Z v   | CKMUX2D1 | 0.074 |   0.363 |    0.390 | 
     | y_reg[1]                       | D v           | DFNSND4  | 0.000 |   0.363 |    0.390 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk v        |         |       |   0.040 |    0.013 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v -> Q v | CKLHQD1 | 0.000 |   0.040 |    0.013 | 
     | y_reg[1]                       | CPN v        | DFNSND4 | 0.000 |   0.040 |    0.013 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin y_reg[0]/CPN 
Endpoint:   y_reg[0]/D       (v) checked with trailing edge of 'clk'
Beginpoint: control_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {C2C} {reg2reg}
Other End Arrival Time          0.040
- Setup                         0.050
+ Phase Shift                   0.400
= Required Time                 0.390
- Arrival Time                  0.362
= Slack Time                    0.028
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk ^        |          |       |   0.040 |    0.068 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1  | 0.000 |   0.040 |    0.068 | 
     | control_reg[1]                 | CP ^ -> Q ^  | DFQD4    | 0.124 |   0.165 |    0.193 | 
     | g6164                          | I ^ -> ZN v  | CKND2    | 0.024 |   0.189 |    0.217 | 
     | g6141                          | A1 v -> ZN ^ | NR2XD2   | 0.036 |   0.225 |    0.253 | 
     | g22                            | A1 ^ -> ZN v | ND2D3    | 0.055 |   0.280 |    0.308 | 
     | g7409                          | S v -> Z v   | CKMUX2D1 | 0.082 |   0.362 |    0.390 | 
     | y_reg[0]                       | D v          | DFNSND4  | 0.000 |   0.362 |    0.390 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk v        |         |       |   0.040 |    0.012 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v -> Q v | CKLHQD1 | 0.000 |   0.040 |    0.012 | 
     | y_reg[0]                       | CPN v        | DFNSND4 | 0.000 |   0.040 |    0.012 | 
     +--------------------------------------------------------------------------------------+ 

