5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (afunc1.vcd) 2 -o (afunc1.cdd) 2 -v (afunc1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 afunc1.v 8 36 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 b 1 10 107000b 1 0 31 0 32 17 0 ffffffff 0 6 0 0
4 1 12 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 afunc1.v 0 16 1
2 2 0 13 50005 1 1004 0 0 32 48 0 0
2 3 1 13 10001 0 1410 0 0 32 1 b
2 4 37 13 10005 1 16 2 3
2 5 0 14 20002 1 1008 0 0 32 48 5 0
2 6 2c 14 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 15 b000c 1 1008 0 0 32 48 20 0
2 8 47 15 b000c 1 8 7 0 div2.a
2 9 3a 15 5000e 1 5008 0 8 32 18 0 ffffffff fffffff9 6 0 0 div2
2 10 1 15 10001 0 1410 0 0 32 1 b
2 11 37 15 1000e 1 1a 9 10
4 4 13 1 11 6 6 4
4 6 14 1 0 11 0 4
4 11 15 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 afunc1.v 0 25 1
3 5 main.div2 "main.div2" 0 afunc1.v 27 34 1
2 12 3d 29 20006 7 5802 0 0 1 18 0 1 0 0 0 0 $u2
1 div2 2 27 109001a 1 0 31 0 32 17 ffffffff ffffffff 0 7 0 0
1 a 3 28 100000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 12 29 2 11 0 0 12
3 7 main.div2.$u2 "main.div2.$u2" 0 afunc1.v 0 33 1
2 13 0 30 b000b 1 1804 0 0 32 48 0 0
2 14 1 30 40007 0 1c10 0 0 32 1 div2
2 15 37 30 4000b 7 816 13 14
2 16 0 31 c000c 1 1804 0 0 32 48 0 0
2 17 1 31 80008 7 180c 0 0 32 1 a
2 18 e 31 8000c 7 190c 16 17 1 18 0 1 1 1 0 0
2 19 39 31 4000e 7 80e 18 0
2 20 0 32 1e001e 1 1808 0 0 32 48 1 0
2 21 0 32 180018 1 1808 0 0 32 48 1 0
2 22 1 32 130013 6 1808 0 0 32 1 a
2 23 10 32 130018 6 1a0c 21 22 32 18 0 ffffffff ffffffff 1f 0 0
2 24 47 32 130018 6 80c 23 0 div2.a
2 25 3a 32 d001a 6 580c 0 24 32 18 0 ffffffff ffffffff 7 0 0 div2
2 26 6 32 d001e 6 1a08 20 25 32 18 0 ffffffff fffffffe 1 6 1
2 27 1 32 60009 0 1c10 0 0 32 1 div2
2 28 37 32 6001e 6 81a 26 27
4 15 30 4 11 19 19 15
4 19 31 4 0 28 0 15
4 28 32 6 0 0 0 15
