

================================================================
== Vitis HLS Report for 'sobel_kernel'
================================================================
* Date:           Mon May 31 18:14:24 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sobel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.342 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     309|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|       -|    -|
|Register             |        -|     -|        -|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        0|     309|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_206_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln17_1_fu_126_p2   |         +|   0|  0|  19|          16|          16|
    |add_ln17_fu_114_p2     |         +|   0|  0|  19|          16|          16|
    |add_ln18_1_fu_194_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln18_fu_184_p2     |         +|   0|  0|  19|          16|          16|
    |add_ln30_fu_340_p2     |         +|   0|  0|  16|           9|           9|
    |sumy_fu_200_p2         |         +|   0|  0|  19|          16|          16|
    |sub_ln17_fu_120_p2     |         -|   0|  0|  19|          16|          16|
    |sub_ln18_1_fu_162_p2   |         -|   0|  0|  19|          16|          16|
    |sub_ln18_fu_156_p2     |         -|   0|  0|  19|          16|          16|
    |sumx_fu_132_p2         |         -|   0|  0|  19|          16|          16|
    |tmp11_fu_100_p2        |         -|   0|  0|  22|          15|          15|
    |tmp139_fu_142_p2       |         -|   0|  0|  22|          15|          15|
    |icmp_ln28_fu_230_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln29_fu_294_p2    |      icmp|   0|  0|  11|           8|           1|
    |or_ln28_fu_258_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln29_fu_322_p2      |        or|   0|  0|   2|           1|           1|
    |ap_return              |    select|   0|  0|   9|           1|           8|
    |select_ln28_fu_250_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln29_fu_314_p3  |    select|   0|  0|   2|           1|           2|
    |sumx_1_fu_264_p3       |    select|   0|  0|   8|           1|           8|
    |sumy_1_fu_328_p3       |    select|   0|  0|   8|           1|           8|
    |xor_ln28_fu_244_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln29_fu_308_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 309|         208|         219|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_ready         |  out|    1|  ap_ctrl_hs|     sobel_kernel|  return value|
|ap_return        |  out|    9|  ap_ctrl_hs|     sobel_kernel|  return value|
|window_0_0_read  |   in|   16|     ap_none|  window_0_0_read|        scalar|
|window_0_1_read  |   in|   15|     ap_none|  window_0_1_read|        scalar|
|window_0_2_read  |   in|   16|     ap_none|  window_0_2_read|        scalar|
|window_1_0_read  |   in|   15|     ap_none|  window_1_0_read|        scalar|
|window_1_2_read  |   in|   15|     ap_none|  window_1_2_read|        scalar|
|window_2_0_read  |   in|   16|     ap_none|  window_2_0_read|        scalar|
|window_2_1_read  |   in|   15|     ap_none|  window_2_1_read|        scalar|
|window_2_2_read  |   in|   16|     ap_none|  window_2_2_read|        scalar|
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [sobel.cpp:3]   --->   Operation 2 'specpipeline' 'specpipeline_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%window_2_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %window_2_2_read" [sobel.cpp:3]   --->   Operation 3 'read' 'window_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%window_2_1_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %window_2_1_read" [sobel.cpp:3]   --->   Operation 4 'read' 'window_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%window_2_0_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %window_2_0_read" [sobel.cpp:3]   --->   Operation 5 'read' 'window_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%window_1_2_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %window_1_2_read" [sobel.cpp:3]   --->   Operation 6 'read' 'window_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%window_1_0_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %window_1_0_read" [sobel.cpp:3]   --->   Operation 7 'read' 'window_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_0_2_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %window_0_2_read" [sobel.cpp:3]   --->   Operation 8 'read' 'window_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%window_0_1_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %window_0_1_read" [sobel.cpp:3]   --->   Operation 9 'read' 'window_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%window_0_0_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %window_0_0_read" [sobel.cpp:3]   --->   Operation 10 'read' 'window_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%tmp11 = sub i15 %window_1_2_read_1, i15 %window_1_0_read_1" [sobel.cpp:3]   --->   Operation 11 'sub' 'tmp11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp11, i1 0" [sobel.cpp:3]   --->   Operation 12 'bitconcatenate' 'tmp8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17 = add i16 %window_2_2_read_1, i16 %window_0_2_read_1" [sobel.cpp:17]   --->   Operation 13 'add' 'add_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 14 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sub_ln17 = sub i16 %add_ln17, i16 %window_0_0_read_1" [sobel.cpp:17]   --->   Operation 14 'sub' 'sub_ln17' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_1 = add i16 %sub_ln17, i16 %tmp8" [sobel.cpp:17]   --->   Operation 15 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 16 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sumx = sub i16 %add_ln17_1, i16 %window_2_0_read_1" [sobel.cpp:17]   --->   Operation 16 'sub' 'sumx' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%trunc_ln10 = trunc i16 %sumx" [sobel.cpp:10]   --->   Operation 17 'trunc' 'trunc_ln10' <Predicate = (!or_ln28)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.77ns)   --->   "%tmp139 = sub i15 %window_2_1_read_1, i15 %window_0_1_read_1" [sobel.cpp:3]   --->   Operation 18 'sub' 'tmp139' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp139, i1 0" [sobel.cpp:3]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln18 = sub i16 %window_2_2_read_1, i16 %window_0_2_read_1" [sobel.cpp:18]   --->   Operation 20 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 21 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sub_ln18_1 = sub i16 %sub_ln18, i16 %window_0_0_read_1" [sobel.cpp:18]   --->   Operation 21 'sub' 'sub_ln18_1' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i16 %window_2_0_read_1" [sobel.cpp:18]   --->   Operation 22 'trunc' 'trunc_ln18' <Predicate = (!or_ln29)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i15 %tmp139" [sobel.cpp:18]   --->   Operation 23 'trunc' 'trunc_ln18_2' <Predicate = (!or_ln29)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln18_2, i1 0" [sobel.cpp:18]   --->   Operation 24 'bitconcatenate' 'trunc_ln18_1' <Predicate = (!or_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18 = add i16 %tmp, i16 %window_2_0_read_1" [sobel.cpp:18]   --->   Operation 25 'add' 'add_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = trunc i16 %sub_ln18_1" [sobel.cpp:18]   --->   Operation 26 'trunc' 'trunc_ln18_3' <Predicate = (!or_ln29)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_1 = add i8 %trunc_ln18_1, i8 %trunc_ln18" [sobel.cpp:18]   --->   Operation 27 'add' 'add_ln18_1' <Predicate = (!or_ln29)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 28 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sumy = add i16 %add_ln18, i16 %sub_ln18_1" [sobel.cpp:18]   --->   Operation 28 'add' 'sumy' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 29 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln10 = add i8 %add_ln18_1, i8 %trunc_ln18_3" [sobel.cpp:10]   --->   Operation 29 'add' 'add_ln10' <Predicate = (!or_ln29)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx, i32 15" [sobel.cpp:28]   --->   Operation 30 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumx, i32 8, i32 15" [sobel.cpp:28]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.58ns)   --->   "%icmp_ln28 = icmp_sgt  i8 %tmp_2, i8 0" [sobel.cpp:28]   --->   Operation 32 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumx, i32 15" [sobel.cpp:28]   --->   Operation 33 'bitselect' 'tmp_3' <Predicate = (or_ln28)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%xor_ln28 = xor i1 %tmp_3, i1 1" [sobel.cpp:28]   --->   Operation 34 'xor' 'xor_ln28' <Predicate = (or_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%select_ln28 = select i1 %xor_ln28, i8 255, i8 0" [sobel.cpp:28]   --->   Operation 35 'select' 'select_ln28' <Predicate = (or_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sumx_1)   --->   "%or_ln28 = or i1 %tmp_1, i1 %icmp_ln28" [sobel.cpp:28]   --->   Operation 36 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns) (out node of the LUT)   --->   "%sumx_1 = select i1 %or_ln28, i8 %select_ln28, i8 %trunc_ln10" [sobel.cpp:28]   --->   Operation 37 'select' 'sumx_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%zext_ln10 = zext i8 %sumx_1" [sobel.cpp:10]   --->   Operation 38 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy, i32 15" [sobel.cpp:29]   --->   Operation 39 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %sumy, i32 8, i32 15" [sobel.cpp:29]   --->   Operation 40 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.58ns)   --->   "%icmp_ln29 = icmp_sgt  i8 %tmp_5, i8 0" [sobel.cpp:29]   --->   Operation 41 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sumy, i32 15" [sobel.cpp:29]   --->   Operation 42 'bitselect' 'tmp_6' <Predicate = (or_ln29)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%xor_ln29 = xor i1 %tmp_6, i1 1" [sobel.cpp:29]   --->   Operation 43 'xor' 'xor_ln29' <Predicate = (or_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln29 = select i1 %xor_ln29, i8 255, i8 0" [sobel.cpp:29]   --->   Operation 44 'select' 'select_ln29' <Predicate = (or_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%or_ln29 = or i1 %tmp_4, i1 %icmp_ln29" [sobel.cpp:29]   --->   Operation 45 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%sumy_1 = select i1 %or_ln29, i8 %select_ln29, i8 %add_ln10" [sobel.cpp:29]   --->   Operation 46 'select' 'sumy_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%zext_ln10_1 = zext i8 %sumy_1" [sobel.cpp:10]   --->   Operation 47 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln30 = add i9 %zext_ln10_1, i9 %zext_ln10" [sobel.cpp:30]   --->   Operation 48 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln30, i32 8" [sobel.cpp:30]   --->   Operation 49 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.30ns)   --->   "%sum = select i1 %tmp_7, i9 255, i9 %add_ln30" [sobel.cpp:30]   --->   Operation 50 'select' 'sum' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln32 = ret i9 %sum" [sobel.cpp:32]   --->   Operation 51 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ window_0_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_0_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_0_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_1_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_1_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_2_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_2_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ window_2_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln3  (specpipeline  ) [ 00]
window_2_2_read_1 (read          ) [ 00]
window_2_1_read_1 (read          ) [ 00]
window_2_0_read_1 (read          ) [ 00]
window_1_2_read_1 (read          ) [ 00]
window_1_0_read_1 (read          ) [ 00]
window_0_2_read_1 (read          ) [ 00]
window_0_1_read_1 (read          ) [ 00]
window_0_0_read_1 (read          ) [ 00]
tmp11             (sub           ) [ 00]
tmp8              (bitconcatenate) [ 00]
add_ln17          (add           ) [ 00]
sub_ln17          (sub           ) [ 00]
add_ln17_1        (add           ) [ 00]
sumx              (sub           ) [ 00]
trunc_ln10        (trunc         ) [ 00]
tmp139            (sub           ) [ 00]
tmp               (bitconcatenate) [ 00]
sub_ln18          (sub           ) [ 00]
sub_ln18_1        (sub           ) [ 00]
trunc_ln18        (trunc         ) [ 00]
trunc_ln18_2      (trunc         ) [ 00]
trunc_ln18_1      (bitconcatenate) [ 00]
add_ln18          (add           ) [ 00]
trunc_ln18_3      (trunc         ) [ 00]
add_ln18_1        (add           ) [ 00]
sumy              (add           ) [ 00]
add_ln10          (add           ) [ 00]
tmp_1             (bitselect     ) [ 00]
tmp_2             (partselect    ) [ 00]
icmp_ln28         (icmp          ) [ 00]
tmp_3             (bitselect     ) [ 00]
xor_ln28          (xor           ) [ 00]
select_ln28       (select        ) [ 00]
or_ln28           (or            ) [ 01]
sumx_1            (select        ) [ 00]
zext_ln10         (zext          ) [ 00]
tmp_4             (bitselect     ) [ 00]
tmp_5             (partselect    ) [ 00]
icmp_ln29         (icmp          ) [ 00]
tmp_6             (bitselect     ) [ 00]
xor_ln29          (xor           ) [ 00]
select_ln29       (select        ) [ 00]
or_ln29           (or            ) [ 01]
sumy_1            (select        ) [ 00]
zext_ln10_1       (zext          ) [ 00]
add_ln30          (add           ) [ 00]
tmp_7             (bitselect     ) [ 00]
sum               (select        ) [ 00]
ret_ln32          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="window_0_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_0_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="window_0_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_0_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="window_0_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_0_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="window_1_0_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_1_0_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="window_1_2_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_1_2_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="window_2_0_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_2_0_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="window_2_1_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_2_1_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="window_2_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_2_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="window_2_2_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_2_2_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="window_2_1_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="15" slack="0"/>
<pin id="60" dir="0" index="1" bw="15" slack="0"/>
<pin id="61" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_2_1_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="window_2_0_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_2_0_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="window_1_2_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="15" slack="0"/>
<pin id="72" dir="0" index="1" bw="15" slack="0"/>
<pin id="73" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_1_2_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="window_1_0_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="15" slack="0"/>
<pin id="78" dir="0" index="1" bw="15" slack="0"/>
<pin id="79" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_1_0_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="window_0_2_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_0_2_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="window_0_1_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="15" slack="0"/>
<pin id="90" dir="0" index="1" bw="15" slack="0"/>
<pin id="91" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_0_1_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="window_0_0_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="window_0_0_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp11_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="15" slack="0"/>
<pin id="102" dir="0" index="1" bw="15" slack="0"/>
<pin id="103" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp11/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp8_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="15" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp8/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln17_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sub_ln17_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln17_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sumx_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sumx/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln10_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp139_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="15" slack="0"/>
<pin id="145" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp139/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="15" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sub_ln18_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln18_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln18_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln18_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln18_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="7" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln18_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln18_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln18_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln18_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sumy_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sumy/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln10_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="5" slack="0"/>
<pin id="225" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln28_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xor_ln28_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln28_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="or_ln28_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sumx_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sumx_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln10_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_5_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="0" index="3" bw="5" slack="0"/>
<pin id="289" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln29_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln29_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln29_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln29_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sumy_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="0" index="2" bw="8" slack="0"/>
<pin id="332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sumy_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln10_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln30_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="9" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sum_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="9" slack="0"/>
<pin id="357" dir="0" index="2" bw="9" slack="0"/>
<pin id="358" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="70" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="76" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="100" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="52" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="82" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="94" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="106" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="64" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="58" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="88" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="52" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="82" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="94" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="64" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="142" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="148" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="64" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="162" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="176" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="168" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="184" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="162" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="194" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="190" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="132" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="132" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="220" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="132" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="212" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="230" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="250" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="138" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="200" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="200" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="298"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="200" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="276" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="294" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="314" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="206" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="272" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="340" pin="2"/><net_sink comp="354" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sobel_kernel : window_0_0_read | {1 }
	Port: sobel_kernel : window_0_1_read | {1 }
	Port: sobel_kernel : window_0_2_read | {1 }
	Port: sobel_kernel : window_1_0_read | {1 }
	Port: sobel_kernel : window_1_2_read | {1 }
	Port: sobel_kernel : window_2_0_read | {1 }
	Port: sobel_kernel : window_2_1_read | {1 }
	Port: sobel_kernel : window_2_2_read | {1 }
  - Chain level:
	State 1
		tmp8 : 1
		sub_ln17 : 1
		add_ln17_1 : 2
		sumx : 3
		trunc_ln10 : 4
		tmp : 1
		sub_ln18_1 : 1
		trunc_ln18_2 : 1
		trunc_ln18_1 : 2
		add_ln18 : 2
		trunc_ln18_3 : 2
		add_ln18_1 : 3
		sumy : 3
		add_ln10 : 4
		tmp_1 : 4
		tmp_2 : 4
		icmp_ln28 : 5
		tmp_3 : 4
		xor_ln28 : 5
		select_ln28 : 5
		or_ln28 : 6
		sumx_1 : 6
		zext_ln10 : 7
		tmp_4 : 4
		tmp_5 : 4
		icmp_ln29 : 5
		tmp_6 : 4
		xor_ln29 : 5
		select_ln29 : 5
		or_ln29 : 6
		sumy_1 : 6
		zext_ln10_1 : 7
		add_ln30 : 8
		tmp_7 : 9
		sum : 10
		ret_ln32 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln17_fu_114       |    0    |    19   |
|          |       add_ln17_1_fu_126      |    0    |    19   |
|          |        add_ln18_fu_184       |    0    |    19   |
|    add   |       add_ln18_1_fu_194      |    0    |    19   |
|          |          sumy_fu_200         |    0    |    19   |
|          |        add_ln10_fu_206       |    0    |    19   |
|          |        add_ln30_fu_340       |    0    |    15   |
|----------|------------------------------|---------|---------|
|          |         tmp11_fu_100         |    0    |    22   |
|          |        sub_ln17_fu_120       |    0    |    19   |
|    sub   |          sumx_fu_132         |    0    |    19   |
|          |         tmp139_fu_142        |    0    |    22   |
|          |        sub_ln18_fu_156       |    0    |    19   |
|          |       sub_ln18_1_fu_162      |    0    |    19   |
|----------|------------------------------|---------|---------|
|          |      select_ln28_fu_250      |    0    |    8    |
|          |         sumx_1_fu_264        |    0    |    8    |
|  select  |      select_ln29_fu_314      |    0    |    8    |
|          |         sumy_1_fu_328        |    0    |    8    |
|          |          sum_fu_354          |    0    |    9    |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln28_fu_230       |    0    |    11   |
|          |       icmp_ln29_fu_294       |    0    |    11   |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln28_fu_244       |    0    |    2    |
|          |        xor_ln29_fu_308       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln28_fu_258        |    0    |    2    |
|          |        or_ln29_fu_322        |    0    |    2    |
|----------|------------------------------|---------|---------|
|          | window_2_2_read_1_read_fu_52 |    0    |    0    |
|          | window_2_1_read_1_read_fu_58 |    0    |    0    |
|          | window_2_0_read_1_read_fu_64 |    0    |    0    |
|   read   | window_1_2_read_1_read_fu_70 |    0    |    0    |
|          | window_1_0_read_1_read_fu_76 |    0    |    0    |
|          | window_0_2_read_1_read_fu_82 |    0    |    0    |
|          | window_0_1_read_1_read_fu_88 |    0    |    0    |
|          | window_0_0_read_1_read_fu_94 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp8_fu_106         |    0    |    0    |
|bitconcatenate|          tmp_fu_148          |    0    |    0    |
|          |      trunc_ln18_1_fu_176     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       trunc_ln10_fu_138      |    0    |    0    |
|   trunc  |       trunc_ln18_fu_168      |    0    |    0    |
|          |      trunc_ln18_2_fu_172     |    0    |    0    |
|          |      trunc_ln18_3_fu_190     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_1_fu_212         |    0    |    0    |
|          |         tmp_3_fu_236         |    0    |    0    |
| bitselect|         tmp_4_fu_276         |    0    |    0    |
|          |         tmp_6_fu_300         |    0    |    0    |
|          |         tmp_7_fu_346         |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         tmp_2_fu_220         |    0    |    0    |
|          |         tmp_5_fu_284         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln10_fu_272       |    0    |    0    |
|          |      zext_ln10_1_fu_336      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   320   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   320  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   320  |
+-----------+--------+--------+
