// Seed: 2837663800
module module_0;
  assign id_1 = 1;
  wire id_3;
  reg  id_4;
  reg  id_5;
  assign module_1.id_3 = 0;
  integer id_6, id_7;
  assign id_4 = id_1 & !1;
  reg  id_8;
  wire id_9;
  assign id_5 = id_8;
  initial begin : LABEL_0
    id_6 <= id_4;
  end
  assign id_4 = id_1;
  reg  id_10;
  wire id_12 = id_11;
  assign id_10 = id_10;
  assign id_8  = id_7;
  wire id_13 = id_12;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  uwire id_3
);
  if (id_3) begin : LABEL_0
    always id_1 = 1;
  end else wire id_5;
  module_0 modCall_1 ();
  wire id_6;
endmodule
