#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 11 18:30:43 2019
# Process ID: 6032
# Current directory: D:/fpga/CPU_LAB_fpga_a7_20170217/source_code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5156 D:\fpga\CPU_LAB_fpga_a7_20170217\source_code\lcd_module.dcp
# Log file: D:/fpga/CPU_LAB_fpga_a7_20170217/source_code/vivado.log
# Journal file: D:/fpga/CPU_LAB_fpga_a7_20170217/source_code\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint D:/fpga/CPU_LAB_fpga_a7_20170217/source_code/lcd_module.dcp
Command: open_checkpoint D:/fpga/CPU_LAB_fpga_a7_20170217/source_code/lcd_module.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 565.430 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1047.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Project 1-604] Checkpoint was created with  build 1266856
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1202.293 ; gain = 645.453
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 18:32:26 2019...
