{
	"folder_history":
	[
		"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new"
	],
	"last_version": 3114,
	"last_window_id": 2,
	"log_indexing": false,
	"settings":
	{
		"new_window_height": 480.0,
		"new_window_settings":
		{
			"auto_complete":
			{
				"selected_items":
				[
					[
						"R_l",
						"R_length_cnt"
					],
					[
						"O_",
						"O_uart_rd_en"
					],
					[
						"TX_",
						"TX_DATA"
					],
					[
						"R_tx",
						"R_tx_count"
					],
					[
						"TX",
						"TX_DATA"
					],
					[
						"if",
						"if	if else"
					],
					[
						"H",
						"HEAD_TYPE"
					],
					[
						"be",
						"beg	begin .. end"
					],
					[
						"al",
						"always"
					],
					[
						"data",
						"sync_data_valid"
					],
					[
						"alw",
						"always	always Async"
					]
				]
			},
			"build_system_choices":
			[
				[
					[
						[
							"Packages/Python/Python.sublime-build",
							""
						],
						[
							"Packages/Python/Python.sublime-build",
							"Syntax Check"
						]
					],
					[
						"Packages/Python/Python.sublime-build",
						""
					]
				]
			],
			"build_varint": "",
			"command_palette":
			{
				"height": 242.0,
				"last_filter": "insta",
				"selected_items":
				[
					[
						"insta",
						"Package Control: Install Package"
					],
					[
						"Package Control: ",
						"Package Control: List Packages"
					]
				],
				"width": 432.0
			},
			"console":
			{
				"height": 126.0,
				"history":
				[
					"import urllib.request,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
				]
			},
			"distraction_free":
			{
				"menu_visible": true,
				"show_minimap": false,
				"show_open_files": false,
				"show_tabs": false,
				"side_bar_visible": false,
				"status_bar_visible": false
			},
			"file_history":
			[
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/SystemVerilog.sublime-settings",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/User/Default (Windows).sublime-keymap",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/User/Preferences.sublime-settings",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/comment_box.sublime-snippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/comment_long.sublime-snippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/comment_short.sublime-snippet",
				"/H/sublimesystemverilog/Snippets/initial.sublime-snippet",
				"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/head_rom.dat",
				"/E/FPGA/rtl_template/serdes/example_design/gt_rom_init_tx.dat",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/generate.sublime-snippet",
				"/G/软件安装包/常用软件/Sublime Text 2/Packages/Verilog/Snippets/if_else.tmSnippet",
				"/D/BaiduYunDownload/Sublime Text 2/Sublime Text 2/Packages/Verilog/Snippets/generate.tmSnippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/always.sublime-snippet",
				"/G/软件安装包/常用软件/Sublime Text 2/Packages/Verilog/Snippets/generate.tmSnippet",
				"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/uart.sv",
				"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/uart_rx.v",
				"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/uart_tb.v",
				"/G/软件安装包/常用软件/Sublime Text 2/Packages/Verilog/Snippets/case.tmSnippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/case.sublime-snippet",
				"/G/软件安装包/常用软件/Sublime Text 2/Packages/Verilog/Snippets/begin.tmSnippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/module.sublime-snippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/if.sublime-snippet",
				"/C/Users/Kuangxin/AppData/Local/Temp/serdes_ram.veo",
				"/C/Users/Kuangxin/AppData/Local/Temp/fifo_uart.veo",
				"/C/Users/Kuangxin/AppData/Local/Temp/serdes_ram.vho",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/uart_tb_compile.do",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/modelsim.ini",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/glbl.v",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/uart_tb_wave.do",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/gt_rom_init_tx.dat",
				"/E/FPGA/rtl_template/serdes/K7_vivado_serdes_x4/serdes_exdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_exdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_gt_frame_check.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sim_1/imports/simulation/serdes_tb.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_gt_frame_gen.v",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/gt_rom_init_tx.dat",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sim_1/imports/simulation/functional/gt_rom_init_rx.dat",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sim_1/imports/simulation/functional/gt_rom_init_tx.dat",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.runs/impl_1/debug_nets.ltx",
				"/C/Users/Kuangxin/AppData/Roaming/Xilinx/Vivado/debug_nets.ltx",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/constrs_1/imports/example_design/serdes_exdes.xdc",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/gt_rom_init_rx.dat",
				"/E/FPGA/rtl_template/mac/gmac_if.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_multi_gt.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_support.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_init.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes/example_design/serdes_sync_block.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes/example_design/serdes_rx_startup_fsm.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes/example_design/serdes_tx_startup_fsm.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_gt.v",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilog_completion.py",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/Vivado_2016_0317_18bit/V7_585_xpr.srcs/sources_1/rtl_723/Beamf_top.sv",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/Vivado_2016_0317_18bit/V7_585_xpr.srcs/sources_1/rtl_723/beamrecv.sv",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.runs/impl_1/debug_nets.ltx",
				"/C/Users/Kuangxin/Documents/python/bin2hex.py",
				"/C/Users/Kuangxin/Documents/python/creat license.py",
				"/C/Users/Kuangxin/Documents/python/print_increase.py",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/User/Python.sublime-build",
				"/C/Users/Kuangxin/Documents/python/kkxxai.py",
				"/C/Users/Kuangxin/Documents/python/kkxx.py",
				"/C/Users/Kuangxin/Documents/python/row_data.py",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_gt_frame_gen.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/constrs_1/imports/example_design/serdes_exdes.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_exdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/vio_0/vio_0_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.veo",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_0/ila_v6_0/constraints/ila.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/vio_0/synth/vio_0.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/vio_0/vio_0_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_1/ila_v6_0/constraints/ila.xdc",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/gt_rom_init_tx.dat",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/gt_rom_init_rx.dat",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/vio_0/vio_0.xdc",
				"/C/Users/Kuangxin/Documents/MATLAB/genarate_sin.m",
				"/C/Users/Kuangxin/AppData/Local/YNote/Data/kuangxin_0@163.com/915e4dccda39408f9d3458badc7fc408/sin12.m",
				"/C/Users/Kuangxin/Documents/MATLAB/sin12.m",
				"/C/Users/Kuangxin/Documents/MATLAB/MAHAFZA/addnoise.m",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/top.sv",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/DA_module.v",
				"/C/Users/Kuangxin/Documents/MATLAB/fft/Untitled.m",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/uart.sv",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/DUC_AGC_DA.v",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/top.v",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/data_syn.v",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/User/Preferences.sublime-settings",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/module.sublime-snippet",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/DA_OUT.v",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/User/Default (Windows).sublime-keymap",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilog_align.py",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/serdes/serdes.v",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/Default/Default (Windows).sublime-keymap",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 2/Packages/User/Verilog.sublime-settings",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 2/Packages/User/Preferences.sublime-settings",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 2/Packages/User/divide_long.py",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/uart_tb.v",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/uart_tx.v",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/test.sv",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/test.sv",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/case.sublime-snippet",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/User/SystemVerilog.sublime-settings",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/SystemVerilog/SystemVerilog.sublime-settings"
			],
			"find":
			{
				"height": 26.0
			},
			"find_in_files":
			{
				"height": 0.0,
				"where_history":
				[
				]
			},
			"find_state":
			{
				"case_sensitive": false,
				"find_history":
				[
					"reg",
					"ctrl+m",
					"R_tx_state",
					"R_tx_count",
					"R_data_cnt",
					"R_data_dat",
					"R_uart_length",
					"W_uart_rx_ena",
					"23",
					"R_uart_length",
					"O_serdes_data",
					"z",
					"zz",
					"zzz",
					"zzzz",
					"W_uart_rx_ena",
					"I_uart_ena",
					"R_head_begin1",
					"R_data_begin",
					"R_head_begin",
					"R_data_begin",
					"R_data_cnt",
					"R_head_cnt",
					"R_head_dat",
					"R_head_cnt",
					"R_head_dat",
					"R_head_rom",
					"rom",
					"R_data_dat",
					"R_ram_din",
					"R_tx_count",
					"R_ram_add",
					"R_ram_add1",
					"W_ram_dout",
					"R_rd_add",
					"R_ram_rden",
					"R_ram_wren",
					"R_ram_rden",
					"W_ram_dout",
					"R_ram_din",
					"W_ram_dout",
					"R_ram_wea",
					"R_ram_din",
					"I_rd_en",
					"O_serdes_data",
					"I_div_clk",
					"R_uart_tx_en",
					"R_tx_rd_en",
					"R_uart_tx_en",
					"O_rx_dat",
					"O_rx_empty",
					"O_rx_valid",
					"O_rx_empty",
					"W_tx_empty",
					"O_ready",
					"R_tail",
					"O_rx_valid",
					"O_rx_empty",
					"EXAMPLE_CONFIG_INDEPENDENT_LANES",
					"EXAMPLE_LANE_WITH_START_CHAR",
					"EXAMPLE_WORDS_IN_BRAM",
					"EXAMPLE_SIM_GTRESET_SPEEDUP",
					"EXAMPLE_USE_CHIPSCOPE",
					"STABLE_CLOCK_PERIOD",
					"EXAMPLE_WORDS_IN_BRAM",
					"gt0_tx_system_reset_c",
					"gt0_txfsmresetdone_r2",
					"gt0_tx_system_reset_c",
					"gt0_txfsmresetdone_r2",
					"rxresetdone_vio_i",
					"gt0_rxfsmresetdone_i",
					"rxresetdone_vio_i",
					"track_data_r2",
					"track_data_r3",
					"track_data_r",
					"track_data_r3",
					"rx_data_has_start_char_c",
					"rx_data_aligned",
					"rx_data_has_start_char_c",
					"start_of_packet_detected_c",
					"start_of_packet_detected_r",
					"data_error_detected_r",
					"next_track_data_c",
					"track_data_r3",
					"bram_data_r",
					"start_of_packet_detected_r",
					"track_data_r",
					"track_data_r3",
					"track_data_r",
					"rx_data_has_start_char_c",
					"rx_data_aligned",
					"rx_data_r3",
					"rx_data_r6",
					"track_data_r3",
					"track_data_r",
					"start_of_packet_detected_r",
					"start_of_packet_detected_c",
					"rx_data_has_start_char_c",
					"rx_data_aligned",
					"rx_data_r3",
					"rx_data_r",
					"b000",
					"gt3_loopback_i",
					"rx_data_r_track",
					"track_data_r",
					"sm_link",
					"TRACK_DATA_OUT",
					"track_data_r3",
					"track_data_r",
					"error_detected_c",
					"error_count_r",
					"begin_r",
					"next_begin_c",
					"data_error_detected_r",
					"rxn_in_i",
					"txn_out_i",
					"gt0_txdata_in",
					"gt1_txdata_i",
					"010",
					"gt1_loopback_i",
					"DCLK_PERIOD",
					"soft_reset_i",
					"RESET_N",
					"gt2_rxresetdone_r3",
					"gt2_rx_system_reset_c",
					"reset_i",
					"track_data_i",
					"tx_refclk_n_r"
				],
				"highlight": true,
				"in_selection": false,
				"preserve_case": false,
				"regex": false,
				"replace_history":
				[
				],
				"reverse": false,
				"show_context": true,
				"use_buffer2": true,
				"whole_word": false,
				"wrap": true
			},
			"incremental_find":
			{
				"height": 26.0
			},
			"input":
			{
				"height": 34.0
			},
			"menu_visible": true,
			"output.SystemVerilog":
			{
				"height": 118.0
			},
			"output.exec":
			{
				"height": 118.0
			},
			"output.find_results":
			{
				"height": 0.0
			},
			"pinned_build_system": "Packages/Python/Python.sublime-build",
			"replace":
			{
				"height": 48.0
			},
			"save_all_on_build": true,
			"select_file":
			{
				"height": 0.0,
				"last_filter": "",
				"selected_items":
				[
				],
				"width": 0.0
			},
			"select_project":
			{
				"height": 0.0,
				"last_filter": "",
				"selected_items":
				[
				],
				"width": 0.0
			},
			"select_symbol":
			{
				"height": 0.0,
				"last_filter": "",
				"selected_items":
				[
				],
				"width": 0.0
			},
			"show_minimap": true,
			"show_open_files": false,
			"show_tabs": true,
			"side_bar_visible": true,
			"side_bar_width": 150.0,
			"status_bar_visible": true,
			"template_settings":
			{
			}
		},
		"new_window_width": 640.0
	},
	"windows":
	[
		{
			"auto_complete":
			{
				"selected_items":
				[
					[
						"R_l",
						"R_length_cnt"
					],
					[
						"O_",
						"O_uart_rd_en"
					],
					[
						"TX_",
						"TX_DATA"
					],
					[
						"R_tx",
						"R_tx_count"
					],
					[
						"TX",
						"TX_DATA"
					],
					[
						"if",
						"if	if else"
					],
					[
						"H",
						"HEAD_TYPE"
					],
					[
						"be",
						"beg	begin .. end"
					],
					[
						"al",
						"always"
					],
					[
						"data",
						"sync_data_valid"
					],
					[
						"alw",
						"always	always Async"
					]
				]
			},
			"buffers":
			[
				{
					"file": "/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/serdes_tx_ctrl.sv",
					"settings":
					{
						"buffer_size": 12165,
						"line_ending": "Windows"
					}
				},
				{
					"file": "/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/serdes_tx_ctrl_tb.sv",
					"settings":
					{
						"buffer_size": 1144,
						"line_ending": "Windows"
					}
				},
				{
					"file": "/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/top.v",
					"settings":
					{
						"buffer_size": 3917,
						"line_ending": "Windows"
					}
				},
				{
					"file": "/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/User/Default (Windows).sublime-keymap",
					"settings":
					{
						"buffer_size": 2663,
						"line_ending": "Windows"
					}
				},
				{
					"file": "/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilog_completion.py",
					"settings":
					{
						"buffer_size": 49459,
						"line_ending": "Unix"
					}
				},
				{
					"file": "/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilog_module.py",
					"settings":
					{
						"buffer_size": 36116,
						"line_ending": "Unix"
					}
				},
				{
					"file": "/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilogutil/verilogutil.py",
					"settings":
					{
						"buffer_size": 23624,
						"line_ending": "Unix"
					}
				}
			],
			"build_system": "",
			"build_system_choices":
			[
				[
					[
						[
							"Packages/Python/Python.sublime-build",
							""
						],
						[
							"Packages/Python/Python.sublime-build",
							"Syntax Check"
						]
					],
					[
						"Packages/Python/Python.sublime-build",
						""
					]
				]
			],
			"build_varint": "",
			"command_palette":
			{
				"height": 242.0,
				"last_filter": "insta",
				"selected_items":
				[
					[
						"insta",
						"Package Control: Install Package"
					],
					[
						"Package Control: ",
						"Package Control: List Packages"
					]
				],
				"width": 432.0
			},
			"console":
			{
				"height": 126.0,
				"history":
				[
					"import urllib.request,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
				]
			},
			"distraction_free":
			{
				"menu_visible": true,
				"show_minimap": false,
				"show_open_files": false,
				"show_tabs": false,
				"side_bar_visible": false,
				"status_bar_visible": false
			},
			"expanded_folders":
			[
				"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new"
			],
			"file_history":
			[
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilog_module.py",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilog_completion.py",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/SystemVerilog.sublime-settings",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/User/Default (Windows).sublime-keymap",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/User/Preferences.sublime-settings",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/comment_box.sublime-snippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/comment_long.sublime-snippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/comment_short.sublime-snippet",
				"/H/sublimesystemverilog/Snippets/initial.sublime-snippet",
				"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/head_rom.dat",
				"/E/FPGA/rtl_template/serdes/example_design/gt_rom_init_tx.dat",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/generate.sublime-snippet",
				"/G/软件安装包/常用软件/Sublime Text 2/Packages/Verilog/Snippets/if_else.tmSnippet",
				"/D/BaiduYunDownload/Sublime Text 2/Sublime Text 2/Packages/Verilog/Snippets/generate.tmSnippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/always.sublime-snippet",
				"/G/软件安装包/常用软件/Sublime Text 2/Packages/Verilog/Snippets/generate.tmSnippet",
				"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/uart.sv",
				"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/uart_rx.v",
				"/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/uart_tb.v",
				"/G/软件安装包/常用软件/Sublime Text 2/Packages/Verilog/Snippets/case.tmSnippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/case.sublime-snippet",
				"/G/软件安装包/常用软件/Sublime Text 2/Packages/Verilog/Snippets/begin.tmSnippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/module.sublime-snippet",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/if.sublime-snippet",
				"/C/Users/Kuangxin/AppData/Local/Temp/serdes_ram.veo",
				"/C/Users/Kuangxin/AppData/Local/Temp/fifo_uart.veo",
				"/C/Users/Kuangxin/AppData/Local/Temp/serdes_ram.vho",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/uart_tb_compile.do",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/modelsim.ini",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/glbl.v",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/uart_tb_wave.do",
				"/E/FPGA/A7_changzhou/changzhou.sim/sim_2/behav/gt_rom_init_tx.dat",
				"/E/FPGA/rtl_template/serdes/K7_vivado_serdes_x4/serdes_exdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_exdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_gt_frame_check.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sim_1/imports/simulation/serdes_tb.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_gt_frame_gen.v",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/gt_rom_init_tx.dat",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sim_1/imports/simulation/functional/gt_rom_init_rx.dat",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sim_1/imports/simulation/functional/gt_rom_init_tx.dat",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.runs/impl_1/debug_nets.ltx",
				"/C/Users/Kuangxin/AppData/Roaming/Xilinx/Vivado/debug_nets.ltx",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/constrs_1/imports/example_design/serdes_exdes.xdc",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/gt_rom_init_rx.dat",
				"/E/FPGA/rtl_template/mac/gmac_if.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_multi_gt.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_support.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_init.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes/example_design/serdes_sync_block.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes/example_design/serdes_rx_startup_fsm.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes/example_design/serdes_tx_startup_fsm.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_gt.v",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/Vivado_2016_0317_18bit/V7_585_xpr.srcs/sources_1/rtl_723/Beamf_top.sv",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/Vivado_2016_0317_18bit/V7_585_xpr.srcs/sources_1/rtl_723/beamrecv.sv",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.runs/impl_1/debug_nets.ltx",
				"/C/Users/Kuangxin/Documents/python/bin2hex.py",
				"/C/Users/Kuangxin/Documents/python/creat license.py",
				"/C/Users/Kuangxin/Documents/python/print_increase.py",
				"/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/User/Python.sublime-build",
				"/C/Users/Kuangxin/Documents/python/kkxxai.py",
				"/C/Users/Kuangxin/Documents/python/kkxx.py",
				"/C/Users/Kuangxin/Documents/python/row_data.py",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_gt_frame_gen.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/constrs_1/imports/example_design/serdes_exdes.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/serdes_exdes.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/vio_0/vio_0_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.veo",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_0/ila_v6_0/constraints/ila.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/vio_0/synth/vio_0.v",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/vio_0/vio_0_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes_ooc.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/serdes/serdes.xdc",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/ila_1/ila_v6_0/constraints/ila.xdc",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/gt_rom_init_tx.dat",
				"/E/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/imports/example_design/gt_rom_init_rx.dat",
				"/e/FPGA/yangzhou_signaldetect2/FPGA_PRJ/K7_serdes/serdes_example/serdes_example/serdes_example.srcs/sources_1/ip/vio_0/vio_0.xdc",
				"/C/Users/Kuangxin/Documents/MATLAB/genarate_sin.m",
				"/C/Users/Kuangxin/AppData/Local/YNote/Data/kuangxin_0@163.com/915e4dccda39408f9d3458badc7fc408/sin12.m",
				"/C/Users/Kuangxin/Documents/MATLAB/sin12.m",
				"/C/Users/Kuangxin/Documents/MATLAB/MAHAFZA/addnoise.m",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/top.sv",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/DA_module.v",
				"/C/Users/Kuangxin/Documents/MATLAB/fft/Untitled.m",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/uart.sv",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/DUC_AGC_DA.v",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/top.v",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/data_syn.v",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/User/Preferences.sublime-settings",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/Snippets/module.sublime-snippet",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/DA_OUT.v",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/User/Default (Windows).sublime-keymap",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilog_align.py",
				"/C/FPGA_PRJ/changzhou_ver1/FPGA_prj/Chnl_K7_0612/src/serdes/serdes.v",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/Default/Default (Windows).sublime-keymap",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 2/Packages/User/Verilog.sublime-settings",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 2/Packages/User/Preferences.sublime-settings",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 2/Packages/User/divide_long.py",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/uart_tb.v",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/uart_tx.v",
				"/C/FPGA_PRJ/changzhou/changzhou.srcs/sources_1/new/test.sv",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/test.sv",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/case.sublime-snippet",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/User/SystemVerilog.sublime-settings",
				"/C/Users/floodlee/AppData/Roaming/Sublime Text 3/Packages/SystemVerilog/SystemVerilog.sublime-settings"
			],
			"find":
			{
				"height": 34.0
			},
			"find_in_files":
			{
				"height": 0.0,
				"where_history":
				[
				]
			},
			"find_state":
			{
				"case_sensitive": false,
				"find_history":
				[
					"input",
					"sig_type",
					"reg",
					"Reg",
					"reg",
					"Reg",
					"reg",
					"sig_type",
					"logic",
					"decl",
					"verilog_module_inst",
					"import",
					"#",
					"sv",
					"verilog_module_inst",
					"sv",
					"SV",
					"sv",
					"svh",
					"'v'",
					"verilog_do_module_inst",
					"logic",
					"reg",
					"ctrl+m",
					"R_tx_state",
					"R_tx_count",
					"R_data_cnt",
					"R_data_dat",
					"R_uart_length",
					"W_uart_rx_ena",
					"23",
					"R_uart_length",
					"O_serdes_data",
					"z",
					"zz",
					"zzz",
					"zzzz",
					"W_uart_rx_ena",
					"I_uart_ena",
					"R_head_begin1",
					"R_data_begin",
					"R_head_begin",
					"R_data_begin",
					"R_data_cnt",
					"R_head_cnt",
					"R_head_dat",
					"R_head_cnt",
					"R_head_dat",
					"R_head_rom",
					"rom",
					"R_data_dat",
					"R_ram_din",
					"R_tx_count",
					"R_ram_add",
					"R_ram_add1",
					"W_ram_dout",
					"R_rd_add",
					"R_ram_rden",
					"R_ram_wren",
					"R_ram_rden",
					"W_ram_dout",
					"R_ram_din",
					"W_ram_dout",
					"R_ram_wea",
					"R_ram_din",
					"I_rd_en",
					"O_serdes_data",
					"I_div_clk",
					"R_uart_tx_en",
					"R_tx_rd_en",
					"R_uart_tx_en",
					"O_rx_dat",
					"O_rx_empty",
					"O_rx_valid",
					"O_rx_empty",
					"W_tx_empty",
					"O_ready",
					"R_tail",
					"O_rx_valid",
					"O_rx_empty",
					"EXAMPLE_CONFIG_INDEPENDENT_LANES",
					"EXAMPLE_LANE_WITH_START_CHAR",
					"EXAMPLE_WORDS_IN_BRAM",
					"EXAMPLE_SIM_GTRESET_SPEEDUP",
					"EXAMPLE_USE_CHIPSCOPE",
					"STABLE_CLOCK_PERIOD",
					"EXAMPLE_WORDS_IN_BRAM",
					"gt0_tx_system_reset_c",
					"gt0_txfsmresetdone_r2",
					"gt0_tx_system_reset_c",
					"gt0_txfsmresetdone_r2",
					"rxresetdone_vio_i",
					"gt0_rxfsmresetdone_i",
					"rxresetdone_vio_i",
					"track_data_r2",
					"track_data_r3",
					"track_data_r",
					"track_data_r3",
					"rx_data_has_start_char_c",
					"rx_data_aligned",
					"rx_data_has_start_char_c",
					"start_of_packet_detected_c",
					"start_of_packet_detected_r",
					"data_error_detected_r",
					"next_track_data_c",
					"track_data_r3",
					"bram_data_r",
					"start_of_packet_detected_r",
					"track_data_r",
					"track_data_r3",
					"track_data_r",
					"rx_data_has_start_char_c",
					"rx_data_aligned",
					"rx_data_r3",
					"rx_data_r6",
					"track_data_r3",
					"track_data_r",
					"start_of_packet_detected_r",
					"start_of_packet_detected_c",
					"rx_data_has_start_char_c",
					"rx_data_aligned",
					"rx_data_r3",
					"rx_data_r",
					"b000",
					"gt3_loopback_i",
					"rx_data_r_track",
					"track_data_r",
					"sm_link"
				],
				"highlight": true,
				"in_selection": false,
				"preserve_case": false,
				"regex": false,
				"replace_history":
				[
				],
				"reverse": false,
				"show_context": true,
				"use_buffer2": true,
				"whole_word": false,
				"wrap": true
			},
			"folders":
			[
				{
					"path": "E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new"
				}
			],
			"groups":
			[
				{
					"selected": 3,
					"sheets":
					[
						{
							"buffer": 0,
							"file": "/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/serdes_tx_ctrl.sv",
							"semi_transient": false,
							"settings":
							{
								"buffer_size": 12165,
								"regions":
								{
								},
								"selection":
								[
									[
										2565,
										2565
									]
								],
								"settings":
								{
									"origin_encoding": "ASCII",
									"syntax": "Packages/sublimesystemverilog/SystemVerilog.sublime-syntax",
									"tab_size": 4,
									"translate_tabs_to_spaces": true
								},
								"translation.x": 0.0,
								"translation.y": 540.0,
								"zoom_level": 1.0
							},
							"stack_index": 6,
							"type": "text"
						},
						{
							"buffer": 1,
							"file": "/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/serdes_tx_ctrl_tb.sv",
							"semi_transient": false,
							"settings":
							{
								"buffer_size": 1144,
								"regions":
								{
								},
								"selection":
								[
									[
										1117,
										1117
									]
								],
								"settings":
								{
									"origin_encoding": "ASCII",
									"syntax": "Packages/sublimesystemverilog/SystemVerilog.sublime-syntax"
								},
								"translation.x": 0.0,
								"translation.y": 550.0,
								"zoom_level": 1.0
							},
							"stack_index": 1,
							"type": "text"
						},
						{
							"buffer": 2,
							"file": "/E/FPGA/A7_changzhou/changzhou.srcs/sources_1/new/top.v",
							"semi_transient": false,
							"settings":
							{
								"buffer_size": 3917,
								"regions":
								{
								},
								"selection":
								[
									[
										3892,
										3892
									]
								],
								"settings":
								{
									"origin_encoding": "ASCII",
									"syntax": "Packages/sublimesystemverilog/SystemVerilog.sublime-syntax",
									"translate_tabs_to_spaces": false
								},
								"translation.x": 0.0,
								"translation.y": 1553.0,
								"zoom_level": 1.0
							},
							"stack_index": 4,
							"type": "text"
						},
						{
							"buffer": 3,
							"file": "/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/User/Default (Windows).sublime-keymap",
							"semi_transient": false,
							"settings":
							{
								"buffer_size": 2663,
								"regions":
								{
								},
								"selection":
								[
									[
										295,
										276
									]
								],
								"settings":
								{
									"origin_encoding": "ASCII",
									"syntax": "Packages/JavaScript/JSON.sublime-syntax",
									"tab_size": 4,
									"translate_tabs_to_spaces": true
								},
								"translation.x": 0.0,
								"translation.y": 0.0,
								"zoom_level": 1.0
							},
							"stack_index": 0,
							"type": "text"
						},
						{
							"buffer": 4,
							"file": "/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilog_completion.py",
							"semi_transient": false,
							"settings":
							{
								"buffer_size": 49459,
								"regions":
								{
								},
								"selection":
								[
									[
										31,
										37
									]
								],
								"settings":
								{
									"origin_encoding": "ASCII",
									"syntax": "Packages/Python/Python.sublime-syntax",
									"tab_size": 4,
									"translate_tabs_to_spaces": true
								},
								"translation.x": 0.0,
								"translation.y": 17122.0,
								"zoom_level": 1.0
							},
							"stack_index": 3,
							"type": "text"
						},
						{
							"buffer": 5,
							"file": "/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilog_module.py",
							"semi_transient": false,
							"settings":
							{
								"buffer_size": 36116,
								"regions":
								{
								},
								"selection":
								[
									[
										23844,
										23844
									]
								],
								"settings":
								{
									"origin_encoding": "ASCII",
									"syntax": "Packages/Python/Python.sublime-syntax",
									"tab_size": 4,
									"translate_tabs_to_spaces": true
								},
								"translation.x": 0.0,
								"translation.y": 9193.0,
								"zoom_level": 1.0
							},
							"stack_index": 2,
							"type": "text"
						},
						{
							"buffer": 6,
							"file": "/C/Users/Kuangxin/AppData/Roaming/Sublime Text 3/Packages/sublimesystemverilog/verilogutil/verilogutil.py",
							"semi_transient": false,
							"settings":
							{
								"buffer_size": 23624,
								"regions":
								{
								},
								"selection":
								[
									[
										0,
										0
									]
								],
								"settings":
								{
									"origin_encoding": "ASCII",
									"syntax": "Packages/Python/Python.sublime-syntax",
									"tab_size": 4,
									"translate_tabs_to_spaces": true
								},
								"translation.x": -0.0,
								"translation.y": 0.0,
								"zoom_level": 1.0
							},
							"stack_index": 5,
							"type": "text"
						}
					]
				}
			],
			"incremental_find":
			{
				"height": 26.0
			},
			"input":
			{
				"height": 34.0
			},
			"layout":
			{
				"cells":
				[
					[
						0,
						0,
						1,
						1
					]
				],
				"cols":
				[
					0.0,
					1.0
				],
				"rows":
				[
					0.0,
					1.0
				]
			},
			"menu_visible": true,
			"output.SystemVerilog":
			{
				"height": 118.0
			},
			"output.exec":
			{
				"height": 118.0
			},
			"output.find_results":
			{
				"height": 0.0
			},
			"pinned_build_system": "Packages/Python/Python.sublime-build",
			"position": "0,2,3,-1,-1,-1,-1,613,76,75,732",
			"project": "",
			"replace":
			{
				"height": 48.0
			},
			"save_all_on_build": true,
			"select_file":
			{
				"height": 0.0,
				"last_filter": "",
				"selected_items":
				[
				],
				"width": 0.0
			},
			"select_project":
			{
				"height": 0.0,
				"last_filter": "",
				"selected_items":
				[
				],
				"width": 0.0
			},
			"select_symbol":
			{
				"height": 0.0,
				"last_filter": "",
				"selected_items":
				[
				],
				"width": 0.0
			},
			"selected_group": 0,
			"settings":
			{
			},
			"show_minimap": true,
			"show_open_files": false,
			"show_tabs": true,
			"side_bar_visible": true,
			"side_bar_width": 202.0,
			"status_bar_visible": true,
			"template_settings":
			{
			},
			"window_id": 2,
			"workspace_name": ""
		}
	],
	"workspaces":
	{
		"recent_workspaces":
		[
		]
	}
}
