{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669699384486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669699384487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:23:04 2022 " "Processing started: Tue Nov 29 14:23:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669699384487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669699384487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_doorlock -c de0_doorlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_doorlock -c de0_doorlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669699384487 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669699385071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START de0_doorlock.v(25) " "Verilog HDL Declaration information at de0_doorlock.v(25): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "de0_doorlock.v" "" { Text "C:/Verilog/de0_doorlock/de0_doorlock.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1669699385137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_doorlock.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_doorlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_doorlock " "Found entity 1: de0_doorlock" {  } { { "de0_doorlock.v" "" { Text "C:/Verilog/de0_doorlock/de0_doorlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669699385139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669699385139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fnd_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fnd_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd " "Found entity 1: fnd" {  } { { "fnd_encoder.v" "" { Text "C:/Verilog/de0_doorlock/fnd_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669699385144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669699385144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.v" "" { Text "C:/Verilog/de0_doorlock/bin2dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669699385149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669699385149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_doorlock " "Elaborating entity \"de0_doorlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669699385179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 de0_doorlock.v(139) " "Verilog HDL assignment warning at de0_doorlock.v(139): truncated value with size 32 to match size of target (27)" {  } { { "de0_doorlock.v" "" { Text "C:/Verilog/de0_doorlock/de0_doorlock.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669699385181 "|de0_doorlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec bin2dec:bin2dec_0 " "Elaborating entity \"bin2dec\" for hierarchy \"bin2dec:bin2dec_0\"" {  } { { "de0_doorlock.v" "bin2dec_0" { Text "C:/Verilog/de0_doorlock/de0_doorlock.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669699385200 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bin2dec.v(13) " "Verilog HDL Case Statement information at bin2dec.v(13): all case item expressions in this case statement are onehot" {  } { { "bin2dec.v" "" { Text "C:/Verilog/de0_doorlock/bin2dec.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1669699385201 "|de0_doorlock|bin2dec:bin2dec_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd fnd:fnd_0 " "Elaborating entity \"fnd\" for hierarchy \"fnd:fnd_0\"" {  } { { "de0_doorlock.v" "fnd_0" { Text "C:/Verilog/de0_doorlock/de0_doorlock.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669699385203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669699385901 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1669699386100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/de0_doorlock/output_files/de0_doorlock.map.smsg " "Generated suppressed messages file C:/Verilog/de0_doorlock/output_files/de0_doorlock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669699386158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669699386311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669699386311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669699386384 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669699386384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669699386384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669699386384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669699386411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 14:23:06 2022 " "Processing ended: Tue Nov 29 14:23:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669699386411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669699386411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669699386411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669699386411 ""}
