SECTION 1: MULTIPLE CHOICE QUESTIONS (20 MARKS)
1. Convert the binary number $(1010111100)_{2}$ into an octal number.
A. $(1074)_{8}$
B. $(1257)_{8}$
C. $(1572)_{8}$
D. $(1274)_{8}$
2. For the gate in the given figure the output will be
![](https://cdn.mathpix.com/cropped/2025_12_01_ae6891812f431f53d8ebg-01.jpg?height=174&width=265&top_left_y=516&top_left_x=1166)
A. 0
B. 1
C. A
D. $\bar{A}$
3. The inputs of a NAND gate are connected together. The resulting circuit is
A. OR gate.
B. AND gate.
C. NOT gate.
D. None of the above.
4. In a ripple counter,
A. whenever a flip-flop sets to 1 , the next higher FF toggles
B. whenever a flip-flop sets to 0 , the next higher FF remains unchanged
C. whenever a flip-flop sets to 1 , the next higher FF faces race condition
D. whenever a flip-flop sets to 0 , the next higher FF faces race condition
5. The decimal number -34 is expressed in the 2 's complement form as
A. 01011110
B. 10100010
C. 11011110
D. 01011101
6. A single transistor can be used to build
A. OR Gate. $\_\_\_\_$ gates.
B. NOT Gate.
C. AND Gate.
D. NAND Gate
7. On addition of - 33 and - 40 using 2's complement, we get
A. 1001110
B. -110101
C. 0110001
D. -1001001
8. Which of the following correctly describes the distributive law?
A. $(A+B)(C+D)=A B+C D$
B. $(A+B) \cdot C=A C+B C$
C. $(\mathrm{AB})(\mathrm{A}+\mathrm{B})=\mathrm{AB}$
D. (A.B) C=AC.AB
What is an ambiguous question condition in a NAND S-R latch?
A. $S=0, R=1$
B. $S=0, R=0$
C. $\mathrm{S}=1, \mathrm{R}=1$
D. $S=0, R=0$
A. The clock pulse is LOW.
B. The clock pulse is HIGH.
C. The clock pulse transition from LOW to HIGH.
D. The clock pulse transition from HIGH to LOW.
A. Level triggered flip-flop.
B. Pulse triggered flip-flop.
C. Edge triggered flip-flop.
12. Which of the following are building blocks of encoders?
A. NOT gate.
B. OR gate.
D. NAND gate
13. A D flip-flop can be constructed from an
A. $\mathrm{S}-\mathrm{R}$
B. $\mathrm{J}-\mathrm{K}$
C. T
D. S-K
A. Each flip-flop.
B. All flip-flop and takes.
C. The flip-flop only with gates.
D. Only circuit gates.
A. D type.
B. S-R type.
C. Latch.
D. J-K type
16. Convert 610 into excess-3code.
B. 0011
C. 1101
D. 1001
A. Previous output
B. Present inputs.
C. Previous inputs.
D. Previous output and present input
$\_\_\_\_$
10. On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when?
11. Mater slave flip flop is also referred as?
D. Edge-level triggered flip-flop.
C. AND gate. flip flop.
14. A ripple counter speed is limited by the propagation delay of
15. If one wants to design binary counter, the preferred type of flip-flop is
A. 0110
17. Combinational circuits output depends on
$\_\_\_\_$
7.
1.
2.
4.
18. Exclusive-NOR is used as
A. Parity generator.
B. Decoder.
C. Multiplexer.
D. Comparator.
19. If a signal has to be sent on one of N available lines
A. Multiplexer.
B. Demultiplexer.
C. Encoder.
D. Encoder.
E. Decoder.
20. How many inputs do an encoder have?
A. $N$
B. $2^{\mathrm{N}}$
C. $1 / \mathrm{N}$
D. $2^{-\mathrm{N}}$
a. What is excess-3 code
b. Convert $10001111_{2}$ to GRAY code left of a given binary number.
$\_\_\_\_$ is used.

\section*{SECTION 2: SHORT ANSWER QUESTIONS (40 MARKS)}
ii. Perform the following binary operation, $11011 \div 100$
3. Draw the circuit diagram of master-slave J-K flip-flop.
b) Implement $\mathrm{F}[\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}]=\Sigma \mathrm{m}[0,1,5,6,8,10,12,15]$ using $8^{*} 1$ multiplexer.
5. Convert the following to octal, $175.15_{10}$
6. Solve the following using KMAP. F (A, B, C, D) $=\Sigma \mathrm{m}(0,1,2,5,7,8,9,10,13,15)$
a. State the DE Morgan theorem
b. Explain two types of counters
8. Perform the following operation using 2 s complement method, 23-17
i. Explain what happens when a binary point is shifted one place to the right or
a) Give two reasons why octal number system is more advantageous in digital works.

\section*{TION 3: LONG ANSWER QUESTIONS (40 MARKS)}
a. With the aid of truth table and Boolean expression, draw the logic circuit of full subtractor.
b. Show the implementation of full adder using demultiplexer.
i. Name and draw any two types of registers
ii. Simply the following expression and draw the logic circuit diagram
$$(\overline{A+B C})+D(\overline{E+\bar{F}})$$
flip-flop.
iii. With the aid of truth table draw the mode 10 counter implementation using J-K
