#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024e74ae6cc0 .scope module, "comp12" "comp12" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
o0000024e74ae6e58 .functor BUFZ 1, C4<z>; HiZ drive
v0000024e74a97240_0 .net "x", 0 0, o0000024e74ae6e58;  0 drivers
o0000024e74ae6e88 .functor BUFZ 1, C4<z>; HiZ drive
v0000024e74a97460_0 .net "y", 0 0, o0000024e74ae6e88;  0 drivers
v0000024e74a9d850_0 .var "z", 0 0;
E_0000024e74ae4ac0 .event anyedge, v0000024e74a97460_0, v0000024e74a97240_0;
    .scope S_0000024e74ae6cc0;
T_0 ;
    %wait E_0000024e74ae4ac0;
    %load/vec4 v0000024e74a97240_0;
    %load/vec4 v0000024e74a97460_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000024e74a9d850_0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000024e74a9d850_0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "comp12.v";
