{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600602896674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600602896680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 19:54:56 2020 " "Processing started: Sun Sep 20 19:54:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600602896680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600602896680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600602896681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600602896946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600602896946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.bdf" "" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600602904967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600602904967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controllogic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlLogic " "Found entity 1: ControlLogic" {  } { { "ControlLogic.bdf" "" { Schematic "D:/ECE385/Lab2/ControlLogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600602904968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600602904968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_clock " "Found entity 1: test_clock" {  } { { "test_clock.bdf" "" { Schematic "D:/ECE385/Lab2/test_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600602904969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600602904969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tesr_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tesr_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tesr_main " "Found entity 1: tesr_main" {  } { { "tesr_main.bdf" "" { Schematic "D:/ECE385/Lab2/tesr_main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600602904970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600602904970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600602905004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst " "Elaborating entity \"74194\" for hierarchy \"74194:inst\"" {  } { { "Lab2.bdf" "inst" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { -40 504 624 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst " "Elaborated megafunction instantiation \"74194:inst\"" {  } { { "Lab2.bdf" "" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { -40 504 624 152 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst9 " "Elaborating entity \"74157\" for hierarchy \"74157:inst9\"" {  } { { "Lab2.bdf" "inst9" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { -40 832 952 152 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst9 " "Elaborated megafunction instantiation \"74157:inst9\"" {  } { { "Lab2.bdf" "" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { -40 832 952 152 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst4 " "Elaborating entity \"7474\" for hierarchy \"7474:inst4\"" {  } { { "Lab2.bdf" "inst4" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 336 1136 1256 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst4 " "Elaborated megafunction instantiation \"7474:inst4\"" {  } { { "Lab2.bdf" "" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 336 1136 1256 496 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst6 " "Elaborating entity \"74153\" for hierarchy \"74153:inst6\"" {  } { { "Lab2.bdf" "inst6" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 288 832 952 512 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst6 " "Elaborated megafunction instantiation \"74153:inst6\"" {  } { { "Lab2.bdf" "" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 288 832 952 512 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLogic ControlLogic:inst5 " "Elaborating entity \"ControlLogic\" for hierarchy \"ControlLogic:inst5\"" {  } { { "Lab2.bdf" "inst5" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 488 504 664 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7420 ControlLogic:inst5\|7420:inst2 " "Elaborating entity \"7420\" for hierarchy \"ControlLogic:inst5\|7420:inst2\"" {  } { { "ControlLogic.bdf" "inst2" { Schematic "D:/ECE385/Lab2/ControlLogic.bdf" { { 192 560 624 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlLogic:inst5\|7420:inst2 " "Elaborated megafunction instantiation \"ControlLogic:inst5\|7420:inst2\"" {  } { { "ControlLogic.bdf" "" { Schematic "D:/ECE385/Lab2/ControlLogic.bdf" { { 192 560 624 264 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7400 ControlLogic:inst5\|7400:inst1 " "Elaborating entity \"7400\" for hierarchy \"ControlLogic:inst5\|7400:inst1\"" {  } { { "ControlLogic.bdf" "inst1" { Schematic "D:/ECE385/Lab2/ControlLogic.bdf" { { 136 376 440 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlLogic:inst5\|7400:inst1 " "Elaborated megafunction instantiation \"ControlLogic:inst5\|7400:inst1\"" {  } { { "ControlLogic.bdf" "" { Schematic "D:/ECE385/Lab2/ControlLogic.bdf" { { 136 376 440 176 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7410 ControlLogic:inst5\|7410:inst4 " "Elaborating entity \"7410\" for hierarchy \"ControlLogic:inst5\|7410:inst4\"" {  } { { "ControlLogic.bdf" "inst4" { Schematic "D:/ECE385/Lab2/ControlLogic.bdf" { { 496 464 528 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlLogic:inst5\|7410:inst4 " "Elaborated megafunction instantiation \"ControlLogic:inst5\|7410:inst4\"" {  } { { "ControlLogic.bdf" "" { Schematic "D:/ECE385/Lab2/ControlLogic.bdf" { { 496 464 528 536 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst2 " "Elaborating entity \"7485\" for hierarchy \"7485:inst2\"" {  } { { "Lab2.bdf" "inst2" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 600 304 424 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst2 " "Elaborated megafunction instantiation \"7485:inst2\"" {  } { { "Lab2.bdf" "" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 600 304 424 808 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst2\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst2\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "d:/quatusprime/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst2\|f7485:sub 7485:inst2 " "Elaborated megafunction instantiation \"7485:inst2\|f7485:sub\", which is child of megafunction instantiation \"7485:inst2\"" {  } { { "7485.tdf" "" { Text "d:/quatusprime/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "Lab2.bdf" "" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 600 304 424 808 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst3 " "Elaborating entity \"74193\" for hierarchy \"74193:inst3\"" {  } { { "Lab2.bdf" "inst3" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 408 88 208 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst3 " "Elaborated megafunction instantiation \"74193:inst3\"" {  } { { "Lab2.bdf" "" { Schematic "D:/ECE385/Lab2/Lab2.bdf" { { 408 88 208 568 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905123 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "1 " "Ignored 1 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1600602905280 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1600602905280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600602905521 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600602905923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600602905923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600602905978 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600602905978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600602905978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600602905978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600602906016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 20 19:55:06 2020 " "Processing ended: Sun Sep 20 19:55:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600602906016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600602906016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600602906016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600602906016 ""}
