// Seed: 3491272495
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7
);
  assign id_9 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    output wand  id_2,
    input  tri0  id_3
);
  logic id_5;
  assign id_0 = id_5;
  logic id_6;
  initial id_5 <= 1;
  logic id_7 = id_5;
  reg   id_8;
  assign id_8 = id_8 == 1;
  wire id_9;
  assign id_6 = id_5;
  always id_6 <= id_8;
  logic id_10 = id_5;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
